[igt-dev] [PATCH i-g-t 3/3] intel/xe_copy_basic: Add copy basic test to exercise blt commands
sai.gowtham.ch at intel.com
sai.gowtham.ch at intel.com
Tue Oct 17 14:05:30 UTC 2023
From: Sai Gowtham Ch <sai.gowtham.ch at intel.com>
Add copy basic test to exercise copy commands like mem-copy and mem-set.
Cc: Karolina Stolarek <karolina.stolarek at intel.com>
Cc: Zbigniew Kempczyński <zbigniew.kempczynski at intel.com>
Signed-off-by: Sai Gowtham Ch <sai.gowtham.ch at intel.com>
---
tests/intel/xe_copy_basic.c | 191 ++++++++++++++++++++++++++++++++++++
tests/meson.build | 1 +
2 files changed, 192 insertions(+)
create mode 100644 tests/intel/xe_copy_basic.c
diff --git a/tests/intel/xe_copy_basic.c b/tests/intel/xe_copy_basic.c
new file mode 100644
index 000000000..c26336ae3
--- /dev/null
+++ b/tests/intel/xe_copy_basic.c
@@ -0,0 +1,191 @@
+// SPDX-License-Identifier: MIT
+/*
+ * Copyright © 2023 Intel Corporation
+ *
+ * Authors:
+ * Sai Gowtham Ch <sai.gowtham.ch at intel.com>
+ */
+
+#include "igt.h"
+#include "lib/igt_syncobj.h"
+#include "intel_blt.h"
+#include "lib/intel_cmds_info.h"
+#include "lib/intel_mocs.h"
+#include "lib/intel_reg.h"
+#include "xe/xe_ioctl.h"
+#include "xe/xe_query.h"
+#include "xe/xe_util.h"
+
+#define MEM_FILL 0x8b
+
+/**
+ * TEST: Test to validate copy commands on xe
+ * Category: Software building block
+ * Sub-category: Copy
+ * Functionality: blitter
+ */
+
+/**
+ * SUBTEST: mem-copy-linear-%s
+ * Description: Test validates MEM_COPY command, it takes various
+ * parameters needed for the filling batch buffer for MEM_COPY command
+ * with size %arg[1].
+ * Test category: functionality test
+ *
+ * arg[1]:
+ * @0x369: 0x369
+ * @0x3fff: 0x3fff
+ * @0xfd: 0xfd
+ * @0xfffe: 0xfffe
+ */
+static void
+mem_copy(int fd, uint32_t src_handle, uint32_t dst_handle, const intel_ctx_t *ctx,
+ uint32_t size, uint32_t width, uint32_t height, uint32_t region)
+{
+ struct blt_mem_data mem = {};
+ uint64_t bb_size = xe_get_default_alignment(fd);
+ uint64_t ahnd = intel_allocator_open_full(fd, ctx->vm, 0, 0,
+ INTEL_ALLOCATOR_SIMPLE,
+ ALLOC_STRATEGY_LOW_TO_HIGH, 0);
+ uint32_t bb;
+ int result;
+ uint8_t src_mocs = intel_get_uc_mocs_index(fd);
+ uint8_t dst_mocs = src_mocs;
+
+ bb = xe_bo_create_flags(fd, 0, bb_size, region);
+
+ blt_mem_init(fd, &mem);
+ blt_set_mem_object(&mem.src, src_handle, size, 0, width, height,
+ region, src_mocs, M_LINEAR, COMPRESSION_DISABLED);
+ blt_set_mem_object(&mem.dst, dst_handle, size, 0, width, height,
+ region, dst_mocs, M_LINEAR, COMPRESSION_DISABLED);
+ mem.src.ptr = xe_bo_map(fd, src_handle, size);
+ mem.dst.ptr = xe_bo_map(fd, dst_handle, size);
+
+ blt_set_batch(&mem.bb, bb, bb_size, region);
+ igt_assert(mem.src.width == mem.dst.width);
+
+ blt_mem_copy(fd, ctx, NULL, ahnd, &mem);
+ result = memcmp(mem.src.ptr, mem.dst.ptr, mem.src.size);
+ igt_assert_f(!result, "source and destination differ\n");
+
+ intel_allocator_bind(ahnd, 0, 0);
+ munmap(mem.src.ptr, size);
+ munmap(mem.dst.ptr, size);
+ gem_close(fd, bb);
+ put_ahnd(ahnd);
+}
+
+/**
+ * SUBTEST: mem-set-linear-%s
+ * Description: Test validates MEM_SET command with size %arg[1].
+ * Test category: functionality test
+ *
+ * arg[1]:
+ *
+ * @0x369: 0x369
+ * @0x3fff: 0x3fff
+ * @0xfd: 0xfd
+ * @0xfffe: 0xfffe
+ */
+static void
+mem_set(int fd, uint32_t dst_handle, const intel_ctx_t *ctx, uint32_t size,
+ uint32_t width, uint32_t height, uint8_t fill_data, uint32_t region)
+{
+ struct blt_mem_data mem = {};
+ uint64_t bb_size = xe_get_default_alignment(fd);
+ uint64_t ahnd = intel_allocator_open_full(fd, ctx->vm, 0, 0,
+ INTEL_ALLOCATOR_SIMPLE,
+ ALLOC_STRATEGY_LOW_TO_HIGH, 0);
+ uint32_t bb;
+ uint8_t *result;
+ uint8_t dst_mocs = intel_get_uc_mocs_index(fd);
+
+ bb = xe_bo_create_flags(fd, 0, bb_size, region);
+ blt_mem_init(fd, &mem);
+ blt_set_mem_object(&mem.dst, dst_handle, size, 0, width, height, region,
+ dst_mocs, M_LINEAR, COMPRESSION_DISABLED);
+ mem.dst.ptr = xe_bo_map(fd, dst_handle, size);
+ blt_set_batch(&mem.bb, bb, bb_size, region);
+ blt_mem_set(fd, ctx, NULL, ahnd, &mem, fill_data);
+
+ result = (uint8_t *)mem.dst.ptr;
+
+ igt_assert(result[0] == fill_data);
+ igt_assert(result[width - 1] == fill_data);
+ igt_assert(result[width] != fill_data);
+
+ intel_allocator_bind(ahnd, 0, 0);
+ munmap(mem.dst.ptr, size);
+ gem_close(fd, bb);
+ put_ahnd(ahnd);
+}
+
+static void copy_test(int fd, uint32_t size, enum blt_cmd_type cmd, uint32_t region)
+{
+ struct drm_xe_engine_class_instance inst = {
+ .engine_class = DRM_XE_ENGINE_CLASS_COPY,
+ };
+ uint32_t src_handle, dst_handle, vm, exec_queue, src_size, dst_size;
+ uint32_t bo_size = ALIGN(size, xe_get_default_alignment(fd));
+ const intel_ctx_t *ctx;
+
+ src_handle = xe_bo_create_flags(fd, 0, bo_size, region);
+ dst_handle = xe_bo_create_flags(fd, 0, bo_size, region);
+ vm = xe_vm_create(fd, DRM_XE_VM_CREATE_ASYNC_DEFAULT, 0);
+ exec_queue = xe_exec_queue_create(fd, vm, &inst, 0);
+ ctx = intel_ctx_xe(fd, vm, exec_queue, 0, 0, 0);
+
+ src_size = bo_size;
+ dst_size = bo_size;
+
+ if (cmd == MEM_COPY)
+ mem_copy(fd, src_handle, dst_handle, ctx, src_size, size, 1, region);
+ else if (cmd == MEM_SET)
+ mem_set(fd, dst_handle, ctx, dst_size, size, 1, MEM_FILL, region);
+
+ gem_close(fd, src_handle);
+ gem_close(fd, dst_handle);
+ xe_exec_queue_destroy(fd, exec_queue);
+ xe_vm_destroy(fd, vm);
+}
+
+igt_main
+{
+ int fd;
+ struct igt_collection *set, *regions;
+ uint32_t region;
+ uint64_t size[] = {0xFD, 0x369, 0x3FFF, 0xFFFE};
+
+ igt_fixture {
+ fd = drm_open_driver(DRIVER_XE);
+ xe_device_get(fd);
+ set = xe_get_memory_region_set(fd,
+ XE_MEM_REGION_CLASS_SYSMEM,
+ XE_MEM_REGION_CLASS_VRAM);
+ }
+
+ for (int i = 0; i < ARRAY_SIZE(size); i++) {
+ igt_subtest_f("mem-copy-linear-0x%lx", size[i]) {
+ igt_require(blt_has_mem_copy(fd));
+ for_each_variation_r(regions, 1, set) {
+ region = igt_collection_get_value(regions, 0);
+ copy_test(fd, size[i], MEM_COPY, region);
+ }
+ }
+ }
+
+ for (int i = 0; i < ARRAY_SIZE(size); i++) {
+ igt_subtest_f("mem-set-linear-0x%lx", size[i]) {
+ igt_require(blt_has_mem_set(fd));
+ for_each_variation_r(regions, 1, set) {
+ region = igt_collection_get_value(regions, 0);
+ copy_test(fd, size[i], MEM_SET, region);
+ }
+ }
+ }
+
+ igt_fixture {
+ drm_close_driver(fd);
+ }
+}
diff --git a/tests/meson.build b/tests/meson.build
index 14b5bfda2..5afcd8cbb 100644
--- a/tests/meson.build
+++ b/tests/meson.build
@@ -275,6 +275,7 @@ intel_xe_progs = [
'xe_ccs',
'xe_create',
'xe_compute',
+ 'xe_copy_basic',
'xe_dma_buf_sync',
'xe_debugfs',
'xe_drm_fdinfo',
--
2.39.1
More information about the igt-dev
mailing list