[PATCH 2/2] tests/intel/kms_flip_scaled_crc: Add tests for FP16 XRGB16161616_64B compressed format
Melanie Lobo
melanie.lobo at intel.com
Wed Apr 17 10:03:51 UTC 2024
MTL supports XRGB16161616_64B format which is a binary floating-point computer
number format that occupies 16 bits in computer memory. In this test
platform shall render compression in display engine to receive
XRGB16161616_64B compressed formats.
This IGT test was tested with kernel patch,
https://patchwork.freedesktop.org/series/124957/
https://lore.kernel.org/all/20231201091133.23508-1-melanie.lobo@intel.com/
cc: Juha-Pekka Heikkila <juhapekka.heikkila at gmail.com>
cc: Bhanuprakash Modem <bhanuprakash.modem at intel.com>
cc: Swati Sharma <swati2.sharma at intel.com>
Signed-off-by: Melanie Lobo <melanie.lobo at intel.com>
---
tests/intel/kms_flip_scaled_crc.c | 20 ++++++++++++++++++++
1 file changed, 20 insertions(+)
diff --git a/tests/intel/kms_flip_scaled_crc.c b/tests/intel/kms_flip_scaled_crc.c
index 7dc07bc8330d..94a4cacc9813 100644
--- a/tests/intel/kms_flip_scaled_crc.c
+++ b/tests/intel/kms_flip_scaled_crc.c
@@ -96,6 +96,10 @@
* Description: Flip from 64bpp non scaled fb to 32bpp %arg[1] fb to stress CD
* clock programming
*
+ * SUBTEST: flip-64bpp-4tile-to-32bpp-4tilemtlrcccs-%s
+ * Description: Flip from 64bpp non scaled fb to 32bpp %arg[1] fb to stress CD
+ * clock programming
+ *
* arg[1]:
*
* @downscaling: Downscaled
@@ -345,6 +349,14 @@ const struct {
1.0,
2.0,
},
+ {
+ "flip-64bpp-4tile-to-32bpp-4tilemtlrcccs-downscaling",
+ "Flip from 64bpp non scaled fb to 32bpp downscaled fb to stress CD clock programming",
+ I915_FORMAT_MOD_4_TILED, DRM_FORMAT_XRGB16161616F,
+ I915_FORMAT_MOD_4_TILED_MTL_RC_CCS, DRM_FORMAT_XRGB16161616F,
+ 1.0,
+ 2.0,
+ },
{
"flip-32bpp-ytile-to-64bpp-ytile-upscaling",
"Flip from 32bpp non scaled fb to 64bpp upscaled fb to stress CD clock programming",
@@ -529,6 +541,14 @@ const struct {
0.5,
1.0,
},
+ {
+ "flip-64bpp-4tile-to-32bpp-4tilemtlrcccs-upscaling",
+ "Flip from 64bpp non scaled fb to 32bpp upscaled fb to stress CD clock programming",
+ I915_FORMAT_MOD_4_TILED, DRM_FORMAT_XRGB16161616F,
+ I915_FORMAT_MOD_4_TILED_MTL_RC_CCS, DRM_FORMAT_XRGB16161616F,
+ 0.5,
+ 1.0,
+ },
};
static void setup_fb(data_t *data, struct igt_fb *newfb, uint32_t width,
--
2.17.1
More information about the igt-dev
mailing list