[Bug 83506] New: Backend ignores row_major layout inside structures

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=83506

          Priority: medium
            Bug ID: 83506
          Assignee: idr at freedesktop.org
           Summary: Backend ignores row_major layout inside structures
        QA Contact: intel-3d-bugs at lists.freedesktop.org
          Severity: normal
    Classification: Unclassified
                OS: All
          Reporter: idr at freedesktop.org
          Hardware: Other
            Status: NEW
           Version: git
         Component: Drivers/DRI/i965
           Product: Mesa

Created attachment 105762
  --> https://bugs.freedesktop.org/attachment.cgi?id=105762&action=edit
Test case

The problem appears to be that the i965 backend generates the load of
s[1].bv2.x from offset 80 even when m41_1 is row-major.  When m41_1 is
row-major, s[1].bv2.x should be at offset 64.  This is correctly reported via
the GL API.

The attached test reproduces the issue.

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-3d-bugs/attachments/20140904/6897c63e/attachment.html>