[Bug 90691] [BSW]Piglit/spec/nv_conditional_render/dlist fails intermittently

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=90691

Chris Wilson <chris at chris-wilson.co.uk> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Status|NEW                         |RESOLVED
         Resolution|---                         |FIXED

--- Comment #4 from Chris Wilson <chris at chris-wilson.co.uk> ---
commit 6817e0f1ce71d2a6d347d4c182f2cf4742dd5deb
Author: Chris Wilson <chris at chris-wilson.co.uk>
Date:   Fri Aug 21 15:28:22 2015 +0100

    i965: Move control flush into pipelined conditional render

    The nv_conditional_render piglits were sporadically failing. Moving
    the control flush from the write and placing it just before the read
    was sufficient to make the piglits pass a 1000/1000 times. The bspec
    says that the flush enable bit "waits until all previous writes of
    immediate data from post sync circles are complete before executing the
    next command" - the operative word being previous!

    Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=90691
    Signed-off-by: Chris Wilson <chris at chris-wilson.co.uk>
    Cc: Neil Roberts <neil at linux.intel.com>
    Cc: Kenneth Graunke <kenneth at whitecape.org>
    Reviewed-by: Kenneth Graunke <kenneth at whitecape.org>

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-3d-bugs/attachments/20150822/ab2ebe67/attachment.html>