[Bug 90258] [IVB] spec.glsl-1_10.execution.fs-dfdy-accuracy fails intermittently

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=90258

--- Comment #1 from Tapani Pälli <lemody at gmail.com> ---
This happens quite reliably when running a while loop in bash, I've bisected
this to following commit:

--- 8< -----------------------------------
dd5c8250537640f92dbc1ee63d516c6e3e2aaf77 is the first bad commit
commit dd5c8250537640f92dbc1ee63d516c6e3e2aaf77
Author: Matt Turner <mattst88 at gmail.com>
Date:   Tue Apr 14 12:40:34 2015 -0700

    i965: Replace guess_execution_size with something simpler.

    guess_execution_size() does two things:

       1. Cope with small destination registers.
       2. Cope with SIMD8 vs SIMD16 mode.

    This patch replaces the first with a simple if block in brw_set_dest: if
    the destination register width is less than 8, you probably want the
    execution size to match.  (I didn't put this in the 3src block because
    it doesn't seem to matter.)

    Since only the FS compiler cares about SIMD16 mode, it's easy to just
    set the default execution size there.

    This pattern was already been proven in the Gen8+ generator, but we
    didn't port it back to the existing generator when we combined the two.

    This is based on a patch from Ken from about a year ago. I've rebased it
    and and fixed a few bugs.

    Reviewed-by: Jason Ekstrand <jason.ekstrand at intel.com>

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-3d-bugs/attachments/20150512/91e02c97/attachment.html>