[Bug 94524] Wrong gl_TessLevelOuter interpretation for isolines
bugzilla-daemon at freedesktop.org
bugzilla-daemon at freedesktop.org
Sun Mar 13 18:03:03 UTC 2016
https://bugs.freedesktop.org/show_bug.cgi?id=94524
Bug ID: 94524
Summary: Wrong gl_TessLevelOuter interpretation for isolines
Product: Mesa
Version: git
Hardware: x86-64 (AMD64)
OS: Linux (All)
Status: NEW
Severity: normal
Priority: medium
Component: Drivers/DRI/i965
Assignee: idr at freedesktop.org
Reporter: lankyleggy at gmail.com
QA Contact: intel-3d-bugs at lists.freedesktop.org
Created attachment 122269
--> https://bugs.freedesktop.org/attachment.cgi?id=122269&action=edit
Piglit patch to add failing test
On Intel Haswell (at least: I don't have other hardware to test), on Mesa git
aa3b85f, when using the isolines tessellation primitive mode, the outer
tessellation levels are interpreted the wrong way around.
The GL_ARB_tessellation_shader specification says, under the header "Isoline
Tessellation":
The number of isolines generated is derived from the first outer
tessellation level; the number of segments in each isoline is derived from
the second outer tessellation level.
However, the number of isolines is currently taken from gl_TessLevelOuter[1],
and the number of segments in each from gl_TessLevelOuter[0].
I've attached a Piglit patch that adds a test for this.
--
You are receiving this mail because:
You are the QA Contact for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/intel-3d-bugs/attachments/20160313/7ad2ea4f/attachment.html>
More information about the intel-3d-bugs
mailing list