[Bug 109517] [GEN9+] 14-24% perf drop in SynMark2 v7 CSDof

bugzilla-daemon at freedesktop.org bugzilla-daemon at freedesktop.org
Sat Feb 2 01:32:32 UTC 2019


https://bugs.freedesktop.org/show_bug.cgi?id=109517

Mark Janes <mark.a.janes at intel.com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
           Assignee|intel-3d-bugs at lists.freedes |jason at jlekstrand.net
                   |ktop.org                    |

--- Comment #2 from Mark Janes <mark.a.janes at intel.com> ---
bisected to series ending in:

a920979d4f30a48a23f8ff375ce05fa8a947dd96
Author:     Jason Ekstrand <jason at jlekstrand.net>
intel/fs: Use split sends for surface writes on gen9+

Surface reads don't need them because they just have the one address
payload.  With surface writes, on the other hand, we can put the address
and the data in the different halves and avoid building the payload all
together.

The decrease in register pressure and added freedom in register
allocation resulting from this change reduces spilling enough to improve
the performance of one customer benchmark by about 2x.

Reviewed-by: Iago Toral Quiroga <itoral at igalia.com>

-- 
You are receiving this mail because:
You are the assignee for the bug.
You are the QA Contact for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/intel-3d-bugs/attachments/20190202/32126c27/attachment.html>


More information about the intel-3d-bugs mailing list