<html>
<head>
<base href="https://bugs.freedesktop.org/">
</head>
<body>
<p>
<div>
<b><a class="bz_bug_link
bz_status_NEW "
title="NEW - [drm:intel_cpu_fifo_underrun_irq_handler [i915]] *ERROR* CPU pipe A FIFO underrun"
href="https://bugs.freedesktop.org/show_bug.cgi?id=98994#c1">Comment # 1</a>
on <a class="bz_bug_link
bz_status_NEW "
title="NEW - [drm:intel_cpu_fifo_underrun_irq_handler [i915]] *ERROR* CPU pipe A FIFO underrun"
href="https://bugs.freedesktop.org/show_bug.cgi?id=98994">bug 98994</a>
from <span class="vcard"><a class="email" href="mailto:funfunctor@folklore1984.net" title="Edward O'Callaghan <funfunctor@folklore1984.net>"> <span class="fn">Edward O'Callaghan</span></a>
</span></b>
<pre>$ sudo intel_reg_checker
MI_MODE (0x209c): 0x00000000
(bit 14) OK: Async Flip Performance mode
(bit 13) OK: Flush Performance Mode
(bit 7) OK: Vertex Shader Cache Mode
(bit 6) FAIL: Vertex Shader Timer Dispatch Enable must be set
CACHE_MODE_0 (0x2120): 0x00000000
(bit 15) OK: Sampler L2 Disable
(bit 9) PERF: Sampler L2 TLB Prefetch Enable should be set
(bit 8) OK: Depth Related Cache Pipelined Flush Disable
(bit 5) OK: STC LRA Eviction Policy
(bit 3) OK: Hierarchical Z Disable
(bit 0) OK: Render Cache Operational Flush
CACHE_MODE_1 (0x2124): 0x00000000
(bit 12) OK: HIZ LRA Eviction Policy
(bit 11) OK: DAP Instruction and State Cache Invalidate
(bit 10) OK: Instruction L1 Cache and In-Flight Queue Disable
(bit 9) OK: Instruction L2 Cache Fill Buffers Disable
(bit 4) OK: Data Disable
(bit 1) OK: Instruction and State L2 Cache Disable
(bit 0) OK: Instruction and State L1 Cache Disable
3D_CHICKEN (0x2084): 0x00000000
OK: chicken bits unset
3D_CHICKEN2 (0x208c): 0x00000000
OK: chicken bits unset
ECOSKPD (0x21d0): 0x00000000
OK: chicken bits unset</pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are the assignee for the bug.</li>
<li>You are the QA Contact for the bug.</li>
</ul>
</body>
</html>