<html>
<head>
<base href="https://bugs.freedesktop.org/">
</head>
<body><table border="1" cellspacing="0" cellpadding="8">
<tr>
<th>Bug ID</th>
<td><a class="bz_bug_link
bz_status_NEW "
title="NEW - [Regression] [Bissected] SDL_CreateRenderer() hits assert in shader compiler when SIMD32 is enabled"
href="https://bugs.freedesktop.org/show_bug.cgi?id=110507">110507</a>
</td>
</tr>
<tr>
<th>Summary</th>
<td>[Regression] [Bissected] SDL_CreateRenderer() hits assert in shader compiler when SIMD32 is enabled
</td>
</tr>
<tr>
<th>Product</th>
<td>Mesa
</td>
</tr>
<tr>
<th>Version</th>
<td>git
</td>
</tr>
<tr>
<th>Hardware</th>
<td>Other
</td>
</tr>
<tr>
<th>OS</th>
<td>All
</td>
</tr>
<tr>
<th>Status</th>
<td>NEW
</td>
</tr>
<tr>
<th>Severity</th>
<td>normal
</td>
</tr>
<tr>
<th>Priority</th>
<td>medium
</td>
</tr>
<tr>
<th>Component</th>
<td>Drivers/DRI/i965
</td>
</tr>
<tr>
<th>Assignee</th>
<td>intel-3d-bugs@lists.freedesktop.org
</td>
</tr>
<tr>
<th>Reporter</th>
<td>itoral@igalia.com
</td>
</tr>
<tr>
<th>QA Contact</th>
<td>intel-3d-bugs@lists.freedesktop.org
</td>
</tr></table>
<p>
<div>
<pre>Created <span class=""><a href="attachment.cgi?id=144082" name="attach_144082" title="Minimal SDL2 program that reproduces the problem">attachment 144082</a> <a href="attachment.cgi?id=144082&action=edit" title="Minimal SDL2 program that reproduces the problem">[details]</a></span>
Minimal SDL2 program that reproduces the problem
I filed this for i965, but the issue is in the shader compiler, so it also
affects the Vulkan driver and, presumably, Iris.
The problem only happens when INTEL_DEBUG=do32 is used, in which case SDL2
generates a shader that hits the following assertion:
../src/intel/compiler/brw_fs.cpp:1745: void fs_visitor::assign_urb_setup():
Assertion `inst->src[i].offset < REG_SIZE / 2' failed.
I bisected the regression to this commit:
commit c0504569eac5e5c305e9f0c240e248aca9d8891f (HEAD -> master)
Author: Rafael Antognolli <<a href="mailto:rafael.antognolli@intel.com">rafael.antognolli@intel.com</a>>
Date: Fri Oct 19 15:44:15 2018 -0700
intel/fs: Move the scalar-region conversion to the generator.
Move the scalar-region conversion from the IR to the generator, so it
doesn't affect the Gen11 path. We need the non-scalar regioning
for a later lowering pass that we are adding.
v2: Better commit message (Matt)
Reviewed-by: Matt Turner <<a href="mailto:mattst88@gmail.com">mattst88@gmail.com</a>>
I am attaching a minimal SDL2 sample program that reproduces the problem.</pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are the assignee for the bug.</li>
<li>You are the QA Contact for the bug.</li>
</ul>
</body>
</html>