[Bug 57934] [IVB, SNB, HSW]I-G-T/gem_cacheing && gem_cpu_concurrent_blit failed

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=57934

--- Comment #2 from Daniel Vetter <daniel at ffwll.ch> ---
Just to check: Does reverting

commit 7c7b4d55fb69f679c27f8ed056c6f304cd69c3b3
Author: Mika Kuoppala <mika.kuoppala at linux.intel.com>
Date:   Tue Dec 4 15:12:05 2012 +0200

    drm/i915: Set initial seqno value close to wrap boundary

    To gain confidence in the wrap handling, make it happen quite
    soon after the boot.

    Signed-off-by: Mika Kuoppala <mika.kuoppala at intel.com>
    Signed-off-by: Daniel Vetter <daniel.vetter at ffwll.ch>

Fix the issues again?

btw, when adding bisect results, please cite the commit that introduce the
regression like above, since that's the most important thing for us. Only if
the bisect turns out to not be stable do we look at the bisect log to figure
out where the bisect might have gone wrong. I'll update BKMs.

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-gfx-bugs/attachments/20121206/b631cc0f/attachment.html>