[Bug 65579] [snb] i915_hangcheck_hung when using mplayer
bugzilla-daemon at freedesktop.org
bugzilla-daemon at freedesktop.org
Mon Jul 1 12:23:40 PDT 2013
https://bugs.freedesktop.org/show_bug.cgi?id=65579
--- Comment #7 from hvtaifwkbgefbaei at gmail.com ---
intel_reg_dumper
PGETBL_CTL: 0x00000000
GEN6_INSTDONE_1: 0xfffffffe
GEN6_INSTDONE_2: 0xffffffff
CPU_VGACNTRL: 0x80000000 (disabled)
DIGITAL_PORT_HOTPLUG_CNTRL: 0x00000000
RR_HW_CTL: 0x00000000 (low 0, high 0)
FDI_PLL_BIOS_0: 0xffffffff
FDI_PLL_BIOS_1: 0xffffffff
FDI_PLL_BIOS_2: 0xffffffff
DISPLAY_PORT_PLL_BIOS_0: 0xffffffff
DISPLAY_PORT_PLL_BIOS_1: 0xffffffff
DISPLAY_PORT_PLL_BIOS_2: 0xffffffff
FDI_PLL_FREQ_CTL: 0xffffffff
PIPEACONF: 0xc0000000 (enabled, active, pf-pd, rotate 0,
8bpc)
HTOTAL_A: 0x081f077f (1920 active, 2080 total)
HBLANK_A: 0x081f077f (1920 start, 2080 end)
HSYNC_A: 0x07cf07af (1968 start, 2000 end)
VTOTAL_A: 0x04d204af (1200 active, 1235 total)
VBLANK_A: 0x04d204af (1200 start, 1235 end)
VSYNC_A: 0x04b804b2 (1203 start, 1209 end)
VSYNCSHIFT_A: 0x00000000
PIPEASRC: 0x077f04af (1920, 1200)
PIPEA_DATA_M1: 0x7e386580 (TU 64, val 0x386580 3696000)
PIPEA_DATA_N1: 0x0041eb00 (val 0x41eb00 4320000)
PIPEA_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
PIPEA_DATA_N2: 0x00000000 (val 0x0 0)
PIPEA_LINK_M1: 0x00025990 (val 0x25990 154000)
PIPEA_LINK_N1: 0x00041eb0 (val 0x41eb0 270000)
PIPEA_LINK_M2: 0x00000000 (val 0x0 0)
PIPEA_LINK_N2: 0x00000000 (val 0x0 0)
DSPACNTR: 0xd8004400 (enabled)
DSPABASE: 0x00000000
DSPASTRIDE: 0x00001e00 (120)
DSPASURF: 0x0850e000
DSPATILEOFF: 0x00000000 (0, 0)
PIPEBCONF: 0x00000000 (disabled, inactive, pf-pd, rotate
0, 8bpc)
HTOTAL_B: 0x00000000 (1 active, 1 total)
HBLANK_B: 0x00000000 (1 start, 1 end)
HSYNC_B: 0x00000000 (1 start, 1 end)
VTOTAL_B: 0x00000000 (1 active, 1 total)
VBLANK_B: 0x00000000 (1 start, 1 end)
VSYNC_B: 0x00000000 (1 start, 1 end)
VSYNCSHIFT_B: 0x00000000
PIPEBSRC: 0x00000000 (1, 1)
PIPEB_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
PIPEB_DATA_N1: 0x00000000 (val 0x0 0)
PIPEB_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
PIPEB_DATA_N2: 0x00000000 (val 0x0 0)
PIPEB_LINK_M1: 0x00000000 (val 0x0 0)
PIPEB_LINK_N1: 0x00000000 (val 0x0 0)
PIPEB_LINK_M2: 0x00000000 (val 0x0 0)
PIPEB_LINK_N2: 0x00000000 (val 0x0 0)
DSPBCNTR: 0x00004000 (disabled)
DSPBBASE: 0x00000000
DSPBSTRIDE: 0x00000000 (0)
DSPBSURF: 0x00000000
DSPBTILEOFF: 0x00000000 (0, 0)
PIPECCONF: 0x00000000 (disabled, inactive, pf-pd, rotate
0, 8bpc)
HTOTAL_C: 0x00000000 (1 active, 1 total)
HBLANK_C: 0x00000000 (1 start, 1 end)
HSYNC_C: 0x00000000 (1 start, 1 end)
VTOTAL_C: 0x00000000 (1 active, 1 total)
VBLANK_C: 0x00000000 (1 start, 1 end)
VSYNC_C: 0x00000000 (1 start, 1 end)
VSYNCSHIFT_C: 0x00000000
PIPECSRC: 0x00000000 (1, 1)
PIPEC_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
PIPEC_DATA_N1: 0x00000000 (val 0x0 0)
PIPEC_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
PIPEC_DATA_N2: 0x00000000 (val 0x0 0)
PIPEC_LINK_M1: 0x00000000 (val 0x0 0)
PIPEC_LINK_N1: 0x00000000 (val 0x0 0)
PIPEC_LINK_M2: 0x00000000 (val 0x0 0)
PIPEC_LINK_N2: 0x00000000 (val 0x0 0)
DSPCCNTR: 0x00000000 (disabled)
DSPCBASE: 0x00000000
DSPCSTRIDE: 0x00000000 (0)
DSPCSURF: 0x00000000
DSPCTILEOFF: 0x00000000 (0, 0)
PFA_CTL_1: 0x00000000 (disable, auto_scale yes,
auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel
programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
PFA_CTL_2: 0x00007da8 (vscale 0.981689)
PFA_CTL_3: 0x00003ed4 (vscale initial phase 0.490845)
PFA_CTL_4: 0x00007c40 (hscale 0.970703)
PFA_WIN_POS: 0x00000000 (0, 0)
PFA_WIN_SIZE: 0x00000000 (0, 0)
PFB_CTL_1: 0x00000000 (disable, auto_scale yes,
auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel
programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
PFB_CTL_2: 0x00000000 (vscale 0.000000)
PFB_CTL_3: 0x00000000 (vscale initial phase 0.000000)
PFB_CTL_4: 0x00000000 (hscale 0.000000)
PFB_WIN_POS: 0x00000000 (0, 0)
PFB_WIN_SIZE: 0x00000000 (0, 0)
PFC_CTL_1: 0x00000000 (disable, auto_scale yes,
auto_scale_cal no, v_filter enable, vadapt disable, mode least, filter_sel
programmed,chroma pre-filter disable, vert3tap auto, v_inter_invert field 1)
PFC_CTL_2: 0x00000000 (vscale 0.000000)
PFC_CTL_3: 0x00000000 (vscale initial phase 0.000000)
PFC_CTL_4: 0x00000000 (hscale 0.000000)
PFC_WIN_POS: 0x00000000 (0, 0)
PFC_WIN_SIZE: 0x00000000 (0, 0)
PCH_DREF_CONTROL: 0x00000400 (cpu source disable, ssc_source
disable, nonspread_source enable, superspread_source disable, ssc4_mode
downspread, ssc1 disable, ssc4 disable)
PCH_RAWCLK_FREQ: 0x0000007d (FDL_TP1 timer 0.5us, FDL_TP2 timer
1.5us, freq 125)
PCH_DPLL_TMR_CFG: 0x0271186a
PCH_SSC4_PARMS: 0x01204860
PCH_SSC4_AUX_PARMS: 0x000029c5
PCH_DPLL_SEL: 0x00000008 (TransA DPLL enable (DPLL A), TransB
DPLL disable (DPLL (null)))
PCH_DPLL_ANALOG_CTL: 0x00008000
PCH_DPLL_A: 0xc4020002 (enable, sdvo high speed yes, mode
(null), p2 (null), FPA0 P1 2, FPA1 P1 2, refclk default 120Mhz, sdvo/hdmi mul
1)
PCH_DPLL_B: 0x04800080 (disable, sdvo high speed no, mode
(null), p2 (null), FPA0 P1 8, FPA1 P1 8, refclk default 120Mhz, sdvo/hdmi mul
1)
PCH_FPA0: 0x00021106 (n = 2, m1 = 17, m2 = 6)
PCH_FPA1: 0x00021106 (n = 2, m1 = 17, m2 = 6)
PCH_FPB0: 0x00030d07 (n = 3, m1 = 13, m2 = 7)
PCH_FPB1: 0x00030d07 (n = 3, m1 = 13, m2 = 7)
TRANS_HTOTAL_A: 0x081f077f (1920 active, 2080 total)
TRANS_HBLANK_A: 0x081f077f (1920 start, 2080 end)
TRANS_HSYNC_A: 0x07cf07af (1968 start, 2000 end)
TRANS_VTOTAL_A: 0x04d204af (1200 active, 1235 total)
TRANS_VBLANK_A: 0x04d204af (1200 start, 1235 end)
TRANS_VSYNC_A: 0x04b804b2 (1203 start, 1209 end)
TRANS_VSYNCSHIFT_A: 0x00000000
TRANSA_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
TRANSA_DATA_N1: 0x00000000 (val 0x0 0)
TRANSA_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
TRANSA_DATA_N2: 0x00000000 (val 0x0 0)
TRANSA_DP_LINK_M1: 0x00000000 (val 0x0 0)
TRANSA_DP_LINK_N1: 0x00000000 (val 0x0 0)
TRANSA_DP_LINK_M2: 0x00000000 (val 0x0 0)
TRANSA_DP_LINK_N2: 0x00000000 (val 0x0 0)
TRANS_HTOTAL_B: 0x00000000 (1 active, 1 total)
TRANS_HBLANK_B: 0x00000000 (1 start, 1 end)
TRANS_HSYNC_B: 0x00000000 (1 start, 1 end)
TRANS_VTOTAL_B: 0x00000000 (1 active, 1 total)
TRANS_VBLANK_B: 0x00000000 (1 start, 1 end)
TRANS_VSYNC_B: 0x00000000 (1 start, 1 end)
TRANS_VSYNCSHIFT_B: 0x00000000
TRANSB_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
TRANSB_DATA_N1: 0x00000000 (val 0x0 0)
TRANSB_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
TRANSB_DATA_N2: 0x00000000 (val 0x0 0)
TRANSB_DP_LINK_M1: 0x00000000 (val 0x0 0)
TRANSB_DP_LINK_N1: 0x00000000 (val 0x0 0)
TRANSB_DP_LINK_M2: 0x00000000 (val 0x0 0)
TRANSB_DP_LINK_N2: 0x00000000 (val 0x0 0)
TRANS_HTOTAL_C: 0x00000000 (1 active, 1 total)
TRANS_HBLANK_C: 0x00000000 (1 start, 1 end)
TRANS_HSYNC_C: 0x00000000 (1 start, 1 end)
TRANS_VTOTAL_C: 0x00000000 (1 active, 1 total)
TRANS_VBLANK_C: 0x00000000 (1 start, 1 end)
TRANS_VSYNC_C: 0x00000000 (1 start, 1 end)
TRANS_VSYNCSHIFT_C: 0x00000000
TRANSC_DATA_M1: 0x00000000 (TU 1, val 0x0 0)
TRANSC_DATA_N1: 0x00000000 (val 0x0 0)
TRANSC_DATA_M2: 0x00000000 (TU 1, val 0x0 0)
TRANSC_DATA_N2: 0x00000000 (val 0x0 0)
TRANSC_DP_LINK_M1: 0x00000000 (val 0x0 0)
TRANSC_DP_LINK_N1: 0x00000000 (val 0x0 0)
TRANSC_DP_LINK_M2: 0x00000000 (val 0x0 0)
TRANSC_DP_LINK_N2: 0x00000000 (val 0x0 0)
TRANSACONF: 0xc0000000 (enable, active, progressive)
TRANSBCONF: 0x00000000 (disable, inactive, progressive)
TRANSCCONF: 0x00000000 (disable, inactive, progressive)
FDI_TXA_CTL: 0xb00c4000 (enable, train pattern not train,
voltage swing 0.4V,pre-emphasis 0dB, port width X2, enhanced framing enable,
FDI PLL enable, scrambing enable, master mode disable)
FDI_TXB_CTL: 0x00040000 (disable, train pattern pattern_1,
voltage swing 0.4V,pre-emphasis 0dB, port width X1, enhanced framing enable,
FDI PLL disable, scrambing enable, master mode disable)
FDI_TXC_CTL: 0x00000000 (disable, train pattern pattern_1,
voltage swing 0.4V,pre-emphasis 0dB, port width X1, enhanced framing disable,
FDI PLL disable, scrambing enable, master mode disable)
FDI_RXA_CTL: 0x80082350 (enable, train pattern not train,
port width X2, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI
PLL enable,FS ecc disable, FE ecc disable, FS err report enable, FE err report
enable,scrambing enable, enhanced framing enable, PCDClk)
FDI_RXB_CTL: 0x00000040 (disable, train pattern pattern_1,
port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI
PLL disable,FS ecc disable, FE ecc disable, FS err report disable, FE err
report disable,scrambing enable, enhanced framing enable, RawClk)
FDI_RXC_CTL: 0x00000040 (disable, train pattern pattern_1,
port width X1, 8bpc,link_reverse_strap_overwrite no, dmi_link_reverse no, FDI
PLL disable,FS ecc disable, FE ecc disable, FS err report disable, FE err
report disable,scrambing enable, enhanced framing enable, RawClk)
DPAFE_BMFUNC: 0x8697861c
DPAFE_DL_IREFCAL0: 0x00000b76
DPAFE_DL_IREFCAL1: 0x00000b6d
DPAFE_DP_IREFCAL: 0x000006db
PCH_DSPCLK_GATE_D: 0x100000a0
PCH_DSP_CHICKEN1: 0x00600000
PCH_DSP_CHICKEN2: 0x0260c000
PCH_DSP_CHICKEN3: 0x00000000
FDI_RXA_MISC: 0x00200090 (FDI Delay 144)
FDI_RXB_MISC: 0x00000080 (FDI Delay 128)
FDI_RXC_MISC: 0x00000080 (FDI Delay 128)
FDI_RXA_TUSIZE1: 0x7e000000
FDI_RXA_TUSIZE2: 0x7e000000
FDI_RXB_TUSIZE1: 0x7e000000
FDI_RXB_TUSIZE2: 0x7e000000
FDI_RXC_TUSIZE1: 0x7e000000
FDI_RXC_TUSIZE2: 0x7e000000
FDI_PLL_CTL_1: 0x7e000000
FDI_PLL_CTL_2: 0x7e000000
FDI_RXA_IIR: 0x00000000
FDI_RXA_IMR: 0x000008ff
FDI_RXB_IIR: 0x00000000
FDI_RXB_IMR: 0x000008ff
PCH_ADPA: 0x00f40000 (disabled, transcoder A, -hsync,
-vsync)
HDMIB: 0x8000080c (enabled pipe A 8bpc TMDS DVI audio
disabled -vsync +hsync detected)
HDMIC: 0x0000001c (disabled pipe A 8bpc SDVO DVI audio
disabled +vsync +hsync detected)
HDMID: 0x0000001c (disabled pipe A 8bpc SDVO DVI audio
disabled +vsync +hsync detected)
PCH_LVDS: 0x00000000 (disabled, pipe A, 18 bit, 1
channel)
CPU_eDP_A: 0x00000018
PCH_DP_B: 0x00000004
PCH_DP_C: 0x00000004
PCH_DP_D: 0x00000004
TRANS_DP_CTL_A: 0x60000018 (disable port none 8bpc +vsync
+hsync)
TRANS_DP_CTL_B: 0x60000018 (disable port none 8bpc +vsync
+hsync)
TRANS_DP_CTL_C: 0x60000018 (disable port none 8bpc +vsync
+hsync)
BLC_PWM_CPU_CTL2: 0x00000000 (enable 0, pipe A)
BLC_PWM_CPU_CTL: 0x00000000 (cycle 0)
BLC_PWM_PCH_CTL1: 0x00000000 (enable 0, override 0, inverted
polarity 0)
BLC_PWM_PCH_CTL2: 0x00000000 (freq 0, cycle 0)
PCH_PP_STATUS: 0x00000000 (off, not ready, sequencing idle)
PCH_PP_CONTROL: 0x00000000 (blacklight disabled, do not power
down on reset, panel off)
PCH_PP_ON_DELAYS: 0x00000000
PCH_PP_OFF_DELAYS: 0x00000000
PCH_PP_DIVISOR: 0x00186904
PORT_DBG: 0x00000000 (HW DRRS off)
RC6_RESIDENCY_TIME: 0x9a88c906
RC6p_RESIDENCY_TIME: 0x00000000
RC6pp_RESIDENCY_TIME: 0x00000000
GEN6_RP_CONTROL: 0x00000d91 (enabled)
GEN6_RPNSWREQ: 0x2c000000
GEN6_RP_DOWN_TIMEOUT: 0x000f4240
GEN6_RP_INTERRUPT_LIMITS: 0x16000000
GEN6_RP_UP_THRESHOLD: 0x0000e808
GEN6_RP_UP_EI: 0x000101d0
GEN6_RP_DOWN_EI: 0x00055730
GEN6_RP_IDLE_HYSTERSIS: 0x0000000a
GEN6_RC_STATE: 0x00000000
GEN6_RC_CONTROL: 0x88040000
GEN6_RC1_WAKE_RATE_LIMIT: 0x03e80000
GEN6_RC6_WAKE_RATE_LIMIT: 0x0028001e
GEN6_RC_EVALUATION_INTERVAL: 0x0001e848
GEN6_RC_IDLE_HYSTERSIS: 0x00000019
GEN6_RC_SLEEP: 0x00000000
GEN6_RC1e_THRESHOLD: 0x000003e8
GEN6_RC6_THRESHOLD: 0x0000c350
GEN6_RC_VIDEO_FREQ: 0x18000000
GEN6_PMIER: 0x00000070
GEN6_PMIMR: 0x00000000
GEN6_PMINTRMSK: 0x00000000
--
You are receiving this mail because:
You are the QA Contact for the bug.
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-gfx-bugs/attachments/20130701/895b3fd9/attachment-0001.html>
More information about the intel-gfx-bugs
mailing list