[Bug 69250] [Baytrail-M edp] link training failures on resume

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=69250

Jani Nikula <jani.nikula at intel.com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Status|VERIFIED                    |REOPENED
         Resolution|NOTABUG                     |---
            Summary|[Baytrail-M] eDP: quite     |[Baytrail-M edp] link
                   |slower resume time than     |training failures on resume
                   |other IVB devices           |

--- Comment #6 from Jani Nikula <jani.nikula at intel.com> ---
The original BYT dmesg is filled with display port link training issues. It's
obvious the resume time goes ballistic if we keep retrying the link training.

Also note that we get the panel power sequencing timings from VBT, so the panel
enable time even with the same panel is going to be different between HSW and
BYT.

I've fixed a number of DP link training issues lately. Please try the latest
drm-intel-nightly on BYT, and see if that helps. Attach dmesg with debugs
enabled if it still fails. Thanks.

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
You are on the CC list for the bug.
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-gfx-bugs/attachments/20131009/61ad9a27/attachment.html>