[Bug 90640] [BSW regression] GPU device didn't increased to the largest frequency

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=90640

--- Comment #2 from Jeff Zheng <jeff.zheng at intel.com> ---
root at xfzheng:~/git/drm-intel# git bisect start
root at xfzheng:~/git/drm-intel# git bisect good
c457879f0d8f664050e46092afde46fec58c9e67
root at xfzheng:~/git/drm-intel# git bisect bad
5d96d8afcfbb1500272756747e0bfcdbebf3b070
Bisecting: a merge base must be tested
[214a2b7fab215b1e979fbae51225b01b8fc58288] drm/i915: Update DRIVER_DATE to
20150508
root at xfzheng:~/git/drm-intel# git bisect good
Bisecting: 404 revisions left to test after this (roughly 9 steps)
[6c9d370c16aad97cfc6de68666634eaabac2b048] Merge branch 'upstream' of
git://git.linux-mips.org/pub/scm/ralf/upstream-linus
root at xfzheng:~/git/drm-intel# git bisect good
Bisecting: 201 revisions left to test after this (roughly 8 steps)
[518af3cb8ccaf32057db6046e241ec393d6c7b98] Merge branch 'master' of
git://git.linux-mips.org/pub/scm/ralf/upstream-linus
root at xfzheng:~/git/drm-intel# git bisect good
Bisecting: 117 revisions left to test after this (roughly 7 steps)
[e26081808edadfd257c6c9d81014e3b25e9a6118] Linux 4.1-rc4
root at xfzheng:~/git/drm-intel# git bisect good
Bisecting: 58 revisions left to test after this (roughly 6 steps)
[d94b5030d26b4f45510a092262bc2b542a00bd7c] drm/i915: Ensure cache flushes prior
to doing CS flips
root at xfzheng:~/git/drm-intel# git bisect good
Bisecting: 29 revisions left to test after this (roughly 5 steps)
[8504c74c7ae48b4b8ed1f1c0acf67482a7f45c93] drm/i915: Preserve ddi_pll_sel when
allocating new pipe_config
root at xfzheng:~/git/drm-intel# git bisect good
Bisecting: 14 revisions left to test after this (roughly 4 steps)
[1e8df16778b0d8fd8102b3ee799b028f8f961089] drm/i915/skl: Swapping 90 and 270 to
be compliant with Xrandr
root at xfzheng:~/git/drm-intel# git bisect good
Bisecting: 7 revisions left to test after this (roughly 3 steps)
[eed29a5b21557476bbd8b141946a8dfe5aacc4f3] drm/i915: s/\<rq\>/req/g
root at xfzheng:~/git/drm-intel# git bisect good
Bisecting: 3 revisions left to test after this (roughly 2 steps)
[bcafc4e38b6ad03f48989b7ecaff03845b5b7acf] drm/i915: Limit mmio flip RPS boosts
root at xfzheng:~/git/drm-intel# git bisect bad
Bisecting: 1 revision left to test after this (roughly 1 step)
[03ade51185596a1d1028531c78fda557f244d676] drm/i915: Inline check required for
object syncing prior to execbuf
root at xfzheng:~/git/drm-intel# git bisect good
Bisecting: 0 revisions left to test after this (roughly 0 steps)
[a6f766f3975185af66a31a2cea2cd38721645999] drm/i915: Limit ring synchronisation
(sw sempahores) RPS boosts
root at xfzheng:~/git/drm-intel# git bisect bad
a6f766f3975185af66a31a2cea2cd38721645999 is the first bad commit
commit a6f766f3975185af66a31a2cea2cd38721645999
Author: Chris Wilson <chris at chris-wilson.co.uk>
Date:   Mon Apr 27 13:41:20 2015 +0100

    drm/i915: Limit ring synchronisation (sw sempahores) RPS boosts

    Ring switches can occur many times per frame, and are often out of
    control, causing frequent RPS boosting for no practical benefit. Treat
    the sw semaphore synchronisation as a separate client and only allow it
    to boost once per busy/idle cycle.

    Signed-off-by: Chris Wilson <chris at chris-wilson.co.uk>
    [danvet: s/rq/req/]
    Signed-off-by: Daniel Vetter <daniel.vetter at ffwll.ch>

:040000 040000 1cb080149da19099b125d7d33e691803cb51fdca
c166f3be698ad50ff135e6f4411dab3c9ee4e09f M      drivers

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
You are on the CC list for the bug.
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-gfx-bugs/attachments/20150526/3e928004/attachment.html>