[Bug 93029] Hangcheck timer too agressive to pass dEQP for SNBGT1

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=93029

--- Comment #6 from Chris Wilson <chris at chris-wilson.co.uk> ---
(In reply to Mika Kuoppala from comment #5)
> Created attachment 120213 [details] [review]
> drm/i915: Teach hangcheck about long operations on rings

I don't believe that it is flushing the tiny WRITE_CACHE that is causing the
huge delays, so guess it must be the top-of-pipe synchronisation (i.e. the wait
for the shader to complete). Still this smells like a DoS issue inside the
batch.

So what is different if mesa adds the PIPE_CONTROL as its last instruction in
the batch?

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
You are on the CC list for the bug.
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-gfx-bugs/attachments/20151130/4be95cfa/attachment.html>