[Bug 90841] [gen3 4.0] mmap(wc) batch incoherence

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=90841

Chris Wilson <chris at chris-wilson.co.uk> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
         Resolution|---                         |FIXED
             Status|NEW                         |RESOLVED

--- Comment #34 from Chris Wilson <chris at chris-wilson.co.uk> ---
commit 600f436801deae65e48404847b61c89b4944e355
Author: Chris Wilson <chris at chris-wilson.co.uk>
Date:   Thu Aug 18 17:16:40 2016 +0100

    drm/i915: Unconditionally flush any chipset buffers before execbuf

    If userspace is asynchronously streaming into the batch or other
    execobjects, we may not flush those writes along with a change in cache
    domain (as there is no change). Therefore those writes may end up in
    internal chipset buffers and not visible to the GPU upon execution. We
    must issue a flush command or otherwise we encounter incoherency in the
    batchbuffers and the GPU executing invalid commands (i.e. hanging) quite
    regularly.

-- 
You are receiving this mail because:
You are the assignee for the bug.
You are on the CC list for the bug.
You are the QA Contact for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/intel-gfx-bugs/attachments/20160819/32e6cd43/attachment.html>