[Bug 93738] [byt] Bad powerwell for display reg read during interrupt handler (valleyview_pipestat_irq_handle)

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=93738

Ville Syrjala <ville.syrjala at linux.intel.com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
             Status|NEW                         |RESOLVED
         Resolution|---                         |FIXED

--- Comment #3 from Ville Syrjala <ville.syrjala at linux.intel.com> ---
commit 1ca993d237a587be19dd58cfe27f1e9093291320
Author: Ville Syrjälä <ville.syrjala at linux.intel.com>
Date:   Thu Feb 18 21:54:26 2016 +0200

    drm/i915: Skip PIPESTAT reads from irq handler on VLV/CHV when power well
is down

-- 
You are receiving this mail because:
You are on the CC list for the bug.
You are the assignee for the bug.
You are the QA Contact for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/intel-gfx-bugs/attachments/20160225/b63c7570/attachment.html>