<html>
    <head>
      <base href="https://bugs.freedesktop.org/">
    </head>
    <body><table border="1" cellspacing="0" cellpadding="8">
        <tr>
          <th>Bug ID</th>
          <td><a class="bz_bug_link 
          bz_status_NEW "
   title="NEW - Enable UMD to control GPGPU EUs slice number in static/dynamic way"
   href="https://bugs.freedesktop.org/show_bug.cgi?id=100899">100899</a>
          </td>
        </tr>

        <tr>
          <th>Summary</th>
          <td>Enable UMD to control GPGPU EUs slice number in static/dynamic way
          </td>
        </tr>

        <tr>
          <th>Product</th>
          <td>DRI
          </td>
        </tr>

        <tr>
          <th>Version</th>
          <td>unspecified
          </td>
        </tr>

        <tr>
          <th>Hardware</th>
          <td>Other
          </td>
        </tr>

        <tr>
          <th>OS</th>
          <td>All
          </td>
        </tr>

        <tr>
          <th>Status</th>
          <td>NEW
          </td>
        </tr>

        <tr>
          <th>Severity</th>
          <td>enhancement
          </td>
        </tr>

        <tr>
          <th>Priority</th>
          <td>medium
          </td>
        </tr>

        <tr>
          <th>Component</th>
          <td>DRM/Intel
          </td>
        </tr>

        <tr>
          <th>Assignee</th>
          <td>intel-gfx-bugs@lists.freedesktop.org
          </td>
        </tr>

        <tr>
          <th>Reporter</th>
          <td>dmitry.v.rogozhkin@intel.com
          </td>
        </tr>

        <tr>
          <th>QA Contact</th>
          <td>intel-gfx-bugs@lists.freedesktop.org
          </td>
        </tr>

        <tr>
          <th>CC</th>
          <td>intel-gfx-bugs@lists.freedesktop.org
          </td>
        </tr></table>
      <p>
        <div>
        <pre>Media workloads performance may suffer because of the cost associated with
managing of GPGPU EUs slices which are not required for the workloads (media
workloads may use no more than certain number of EUs at the same time due to
wave front limitation). Usually the rule is: lower stream resolution, lower
number of EUs slices is needed. According to experiments, performance may be
5-20% lower from the optimal operating point. This under performance is one of
the key factors why in certain use cases SKL is slower than BDW assuming all
other system settings except EU aligned.

Here is a link to the feature request to provide an API on the UMD level to
permit user to control number of slices selections to potentially benefit the
performance: <a href="https://github.com/01org/intel-vaapi-driver/issues/152">https://github.com/01org/intel-vaapi-driver/issues/152</a>

Here are links to the RFC i915 drm-tip patches to enable static slice shutdown
for BDW and SKL:
* <a href="https://patchwork.kernel.org/patch/9670509/">https://patchwork.kernel.org/patch/9670509/</a> [RFC,2/2] drm/i915/bdw: permit
make_rpcs execution on BDW to enable slice shutdown
* <a href="https://patchwork.kernel.org/patch/9670507/">https://patchwork.kernel.org/patch/9670507/</a> [RFC,1/2] drm/i915/skl: add slice
shutdown debugfs interface

These patches can be used to demonstrate influence of EUs slice numbers on the
media workloads. Refer to
<a href="https://github.com/01org/intel-vaapi-driver/issues/152">https://github.com/01org/intel-vaapi-driver/issues/152</a> for the reproducing
details.</pre>
        </div>
      </p>


      <hr>
      <span>You are receiving this mail because:</span>

      <ul>
          <li>You are the assignee for the bug.</li>
          <li>You are the QA Contact for the bug.</li>
          <li>You are on the CC list for the bug.</li>
      </ul>
    </body>
</html>