<html>
<head>
<base href="https://bugs.freedesktop.org/">
</head>
<body>
<p>
<div>
<b><a class="bz_bug_link
bz_status_REOPENED "
title="REOPENED - [CI] igt@kms_pipe_crc_basic@suspend-read-crc-pipe-a - dmesg-warn - *ERROR* timeout during PHY0 power on"
href="https://bugs.freedesktop.org/show_bug.cgi?id=105771#c7">Comment # 7</a>
on <a class="bz_bug_link
bz_status_REOPENED "
title="REOPENED - [CI] igt@kms_pipe_crc_basic@suspend-read-crc-pipe-a - dmesg-warn - *ERROR* timeout during PHY0 power on"
href="https://bugs.freedesktop.org/show_bug.cgi?id=105771">bug 105771</a>
from <span class="vcard"><a class="email" href="mailto:imre.deak@intel.com" title="Imre Deak <imre.deak@intel.com>"> <span class="fn">Imre Deak</span></a>
</span></b>
<pre>Hm, the logs don't seem to match the change in the fix:
(In reply to Marta Löfstedt from <a href="show_bug.cgi?id=105771#c5">comment #5</a>)
<span class="quote">> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_4040/shard-glk5/">https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_4040/shard-glk5/</a>
> igt@<a href="mailto:kms_plane@plane-panning-bottom-right-suspend-pipe-b-planes.html">kms_plane@plane-panning-bottom-right-suspend-pipe-b-planes.html</a>
>
> [ 172.683710] [drm:_bxt_ddi_phy_init [i915]] *ERROR* timeout during PHY0
> power on
>
> The patch was integrated to CI_DRM_4039, so it doesn't seem that the fix is
> enough.</span >
<7>[ 172.683181] [drm:intel_power_well_enable [i915]] enabling dpio-common-b
<3>[ 172.683710] [drm:_bxt_ddi_phy_init [i915]] *ERROR* timeout during PHY0
power on
The wait here was maximum ~600usec, as opposed to the minimum of 1msec we
should have after the fix.
(In reply to Marta Löfstedt from <a href="show_bug.cgi?id=105771#c6">comment #6</a>)
<span class="quote">> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_4043/shard-glk5/">https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_4043/shard-glk5/</a>
> igt@<a href="mailto:gem_exec_suspend@basic-s3.html">gem_exec_suspend@basic-s3.html</a>
>
> [ 148.463532] [drm:_bxt_ddi_phy_init [i915]] *ERROR* timeout during PHY0
> power on</span >
<7>[ 148.463053] [drm:intel_power_well_enable [i915]] enabling dpio-common-b
<3>[ 148.463532] [drm:_bxt_ddi_phy_init [i915]] *ERROR* timeout during PHY0
power on
The wait here was maximum ~500usec instead of the minimum of 1msec.
The only explanation for this I have is that either that the system clock is
off somehow, or that these CI runs were without the fix applied.</pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are on the CC list for the bug.</li>
<li>You are the QA Contact for the bug.</li>
</ul>
</body>
</html>