<html>
<head>
<base href="https://bugs.freedesktop.org/">
</head>
<body><table border="1" cellspacing="0" cellpadding="8">
<tr>
<th>Bug ID</th>
<td><a class="bz_bug_link
bz_status_NEW "
title="NEW - [CI][SHARDS]: igt@gem_mmap_gtt@hang - incomplete/timeout - i915 0000:00:02.0: i915_reset_device timed out, cancelling all in-flight rendering."
href="https://bugs.freedesktop.org/show_bug.cgi?id=109605">109605</a>
</td>
</tr>
<tr>
<th>Summary</th>
<td>[CI][SHARDS]: igt@gem_mmap_gtt@hang - incomplete/timeout - i915 0000:00:02.0: i915_reset_device timed out, cancelling all in-flight rendering.
</td>
</tr>
<tr>
<th>Product</th>
<td>DRI
</td>
</tr>
<tr>
<th>Version</th>
<td>DRI git
</td>
</tr>
<tr>
<th>Hardware</th>
<td>Other
</td>
</tr>
<tr>
<th>OS</th>
<td>All
</td>
</tr>
<tr>
<th>Status</th>
<td>NEW
</td>
</tr>
<tr>
<th>Severity</th>
<td>normal
</td>
</tr>
<tr>
<th>Priority</th>
<td>medium
</td>
</tr>
<tr>
<th>Component</th>
<td>DRM/Intel
</td>
</tr>
<tr>
<th>Assignee</th>
<td>intel-gfx-bugs@lists.freedesktop.org
</td>
</tr>
<tr>
<th>Reporter</th>
<td>lakshminarayana.vudum@intel.com
</td>
</tr>
<tr>
<th>QA Contact</th>
<td>intel-gfx-bugs@lists.freedesktop.org
</td>
</tr>
<tr>
<th>CC</th>
<td>intel-gfx-bugs@lists.freedesktop.org
</td>
</tr></table>
<p>
<div>
<pre><a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_5571/shard-iclb7/igt@gem_mmap_gtt@hang.html">https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_5571/shard-iclb7/igt@gem_mmap_gtt@hang.html</a>
<6> [84.707626] Console: switching to colour dummy device 80x25
<6> [84.707682] [IGT] gem_mmap_gtt: executing
<6> [84.718097] [IGT] gem_mmap_gtt: starting subtest hang
<5> [84.718559] Setting dangerous option reset - tainting kernel
<5> [84.718739] Setting dangerous option reset - tainting kernel
<6> [84.764533] i915 0000:00:02.0: GPU HANG: ecode 11:0:0x00000000, Manually
set wedged engine mask = ffffffffffffffff
<6> [84.764649] [drm] GPU hangs can indicate a bug anywhere in the entire gfx
stack, including userspace.
<6> [84.764652] [drm] Please file a _new_ bug report on bugs.freedesktop.org
against DRI -> DRM/Intel
<6> [84.764655] [drm] drm/i915 developers can then reassign to the right
component if it's not a kernel issue.
<6> [84.764658] [drm] The gpu crash dump is required to analyze gpu hangs, so
please always attach it.
<6> [84.764661] [drm] GPU crash dump saved to /sys/class/drm/card0/error
<7> [84.766048] [drm:i915_reset_device [i915]] resetting chip
<5> [84.766619] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.771953] [drm:i915_reset_device [i915]] resetting chip
<5> [84.772029] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.774732] [drm:i915_reset_device [i915]] resetting chip
<5> [84.774833] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.780093] [drm:i915_reset_device [i915]] resetting chip
<5> [84.780363] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.782978] [drm:i915_reset_device [i915]] resetting chip
<5> [84.783144] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.786491] [drm:i915_reset_device [i915]] resetting chip
<5> [84.786604] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.788766] [drm:i915_reset_device [i915]] resetting chip
<5> [84.788890] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.791159] [drm:i915_reset_device [i915]] resetting chip
<5> [84.791275] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.794766] [drm:i915_reset_device [i915]] resetting chip
<5> [84.794873] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.809412] [drm:i915_reset_device [i915]] resetting chip
<5> [84.809473] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.811395] [drm:i915_reset_device [i915]] resetting chip
<5> [84.811454] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.814156] [drm:i915_reset_device [i915]] resetting chip
<5> [84.814218] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.816245] [drm:i915_reset_device [i915]] resetting chip
<5> [84.816309] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.818233] [drm:i915_reset_device [i915]] resetting chip
<5> [84.818316] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.820917] [drm:i915_reset_device [i915]] resetting chip
<5> [84.821026] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.823321] [drm:i915_reset_device [i915]] resetting chip
<5> [84.823413] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.825417] [drm:i915_reset_device [i915]] resetting chip
<5> [84.825563] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.828815] [drm:i915_reset_device [i915]] resetting chip
<5> [84.828921] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.832666] [drm:i915_reset_device [i915]] resetting chip
<5> [84.832766] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.835362] [drm:i915_reset_device [i915]] resetting chip
<5> [84.835442] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.837547] [drm:i915_reset_device [i915]] resetting chip
<5> [84.837609] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.840669] [drm:i915_reset_device [i915]] resetting chip
<5> [84.840729] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.843368] [drm:i915_reset_device [i915]] resetting chip
<5> [84.843426] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.845970] [drm:i915_reset_device [i915]] resetting chip
<5> [84.846064] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.849473] [drm:i915_reset_device [i915]] resetting chip
<5> [84.849573] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.851589] [drm:i915_reset_device [i915]] resetting chip
<5> [84.851673] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.853874] [drm:i915_reset_device [i915]] resetting chip
<5> [84.853967] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.856862] [drm:i915_reset_device [i915]] resetting chip
<5> [84.856957] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.859521] [drm:i915_reset_device [i915]] resetting chip
<5> [84.859625] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.861684] [drm:i915_reset_device [i915]] resetting chip
<5> [84.861797] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.869536] [drm:i915_reset_device [i915]] resetting chip
<5> [84.869641] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.873063] [drm:i915_reset_device [i915]] resetting chip
<5> [84.873194] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.875375] [drm:i915_reset_device [i915]] resetting chip
<5> [84.875450] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.880653] [drm:i915_reset_device [i915]] resetting chip
<5> [84.880743] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [84.884095] [drm:i915_reset_device [i915]] resetting chip
<5> [84.884197] i915 0000:00:02.0: Resetting chip for Manually set wedged
engine mask = ffffffffffffffff
<7> [87.485265] [drm:edp_panel_vdd_off_sync [i915]] Turning eDP port A VDD off
<7> [87.485421] [drm:edp_panel_vdd_off_sync [i915]] PP_STATUS: 0x80000008
PP_CONTROL: 0x00000067
<7> [87.485449] [drm:intel_power_well_disable [i915]] disabling DC off
<7> [87.485477] [drm:skl_enable_dc6 [i915]] Enabling DC6
<7> [87.485502] [drm:gen9_set_dc_state [i915]] Setting DC state from 00 to 02
<3> [89.981354] i915 0000:00:02.0: i915_reset_device timed out, cancelling all
in-flight rendering.
<3> [186.749106] INFO: task kworker/u16:0:7 blocked for more than 60 seconds.
<a href="https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_213/fi-bwr-2160/igt@gem_mmap_gtt@hang.html">https://intel-gfx-ci.01.org/tree/drm-tip/drmtip_213/fi-bwr-2160/igt@gem_mmap_gtt@hang.html</a>
<3> [102.903976] i915 0000:00:02.0: i915_reset_device timed out, cancelling all
in-flight rendering.
<3> [502.988114] [drm:intel_finish_reset [i915]] *ERROR* Restoring old state
failed with -4</pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are the QA Contact for the bug.</li>
<li>You are the assignee for the bug.</li>
<li>You are on the CC list for the bug.</li>
</ul>
</body>
</html>