<html>
    <head>
      <base href="https://bugs.freedesktop.org/">
    </head>
    <body>
      <p>
        <div>
            <b><a class="bz_bug_link 
          bz_status_NEW "
   title="NEW - [CI][RESUME] igt@kms_psr@psr2-* fail - Failed assertion: psr_wait_entry_if_enabled(data)"
   href="https://bugs.freedesktop.org/show_bug.cgi?id=111844#c4">Comment # 4</a>
              on <a class="bz_bug_link 
          bz_status_NEW "
   title="NEW - [CI][RESUME] igt@kms_psr@psr2-* fail - Failed assertion: psr_wait_entry_if_enabled(data)"
   href="https://bugs.freedesktop.org/show_bug.cgi?id=111844">bug 111844</a>
              from <span class="vcard"><a class="email" href="mailto:jose.souza@intel.com" title="Jose Roberto de Souza <jose.souza@intel.com>"> <span class="fn">Jose Roberto de Souza</span></a>
</span></b>
        <pre>re-tgl1-display is using one of the AUO panels that have issues with PSR2,
within 100ms of PSR2 enable, panel already have a RFB and VSC uncorrectable
errors.

<7>[   11.186540] [drm:drm_dp_read_desc] DP sink: OUI 00-1c-f8 dev-ID
\223\006UA\023\001 HW-rev 10.0 SW-rev 2.24 quirks 0x0000

<7>[   11.347289] [drm:intel_psr_enable_locked [i915]] Enabling PSR2

<7>[   11.463660] [drm:intel_psr_short_pulse [i915]] PSR sink internal error,
disabling PSR
<7>[   11.463722] [drm:intel_psr_disable_locked [i915]] Disabling PSR2
<7>[   11.470971] [drm:intel_psr_short_pulse [i915]] PSR RFB storage error,
disabling PSR
<7>[   11.471021] [drm:intel_psr_short_pulse [i915]] PSR VSC SDP uncorrectable
error, disabling PSR</pre>
        </div>
      </p>


      <hr>
      <span>You are receiving this mail because:</span>

      <ul>
          <li>You are the QA Contact for the bug.</li>
          <li>You are the assignee for the bug.</li>
          <li>You are on the CC list for the bug.</li>
      </ul>
    </body>
</html>