✓ Fi.CI.BAT: success for series starting with [01/18] drm/i915: Set crtc_state->lane_count for HDMI

Patchwork patchwork at emeril.freedesktop.org
Fri Apr 22 09:08:52 UTC 2016


== Series Details ==

Series: series starting with [01/18] drm/i915: Set crtc_state->lane_count for HDMI
URL   : https://patchwork.freedesktop.org/series/5967/
State : success

== Summary ==

Series 5967v1 Series without cover letter
http://patchwork.freedesktop.org/api/1.0/series/5967/revisions/1/mbox/

Test kms_flip:
        Subgroup basic-flip-vs-wf_vblank:
                fail       -> PASS       (ilk-hp8440p) UNSTABLE

bdw-nuci7        total:193  pass:181  dwarn:0   dfail:0   fail:0   skip:12 
bdw-ultra        total:193  pass:170  dwarn:0   dfail:0   fail:0   skip:23 
bsw-nuc-2        total:192  pass:152  dwarn:0   dfail:0   fail:0   skip:40 
byt-nuc          total:192  pass:154  dwarn:0   dfail:0   fail:0   skip:38 
hsw-brixbox      total:193  pass:169  dwarn:0   dfail:0   fail:0   skip:24 
hsw-gt2          total:193  pass:174  dwarn:0   dfail:0   fail:0   skip:19 
ilk-hp8440p      total:193  pass:136  dwarn:0   dfail:0   fail:0   skip:57 
ivb-t430s        total:193  pass:165  dwarn:0   dfail:0   fail:0   skip:28 
skl-i7k-2        total:193  pass:168  dwarn:0   dfail:0   fail:0   skip:25 
skl-nuci5        total:193  pass:182  dwarn:0   dfail:0   fail:0   skip:11 
snb-dellxps      total:193  pass:155  dwarn:0   dfail:0   fail:0   skip:38 
snb-x220t failed to collect. IGT log at Private_29/snb-x220t/igt.log

Results at /archive/results/CI_IGT_test/Private_29/

d5b5101bd09a7b7e48b1cd78fe8f8a40b21d4deb drm-intel-nightly: 2016y-04m-21d-16h-37m-06s UTC integration manifest
ec2ead7 drm/i915: Store VLV LPF coefficient and ssc flag in dpll_hw_state
4b2659b drm/i915: Move dpll dividers into dpll_hw_state
b827c92 drm/i915: Remove intel_limit_t typedef
722411c drm/i915: Remove intel_range_t and intel_p2_t typedefs
37f550f drm/i915: Remove intel_clock_t typedef
6a62358 drm/i915: Merge vlv/chv _prepare_pll() with their enable counterpart
255207f drm/i915: Move dpio part of chv_prepare_pll() to intel_dpio_phy.c
ffc6c80 drm/i915: Move dpio part of vlv_prepare_pll() to intel_dpio_phy.c
f114780 drm/i915: Move VLV HDMI lane reset work around logic to intel_dpio_phy.c
5cced2b drm/i915: Unduplicate pre encoder enabling phy code
db9ffab drm/i915: Unduplicate VLV phy pre pll enabling code
8b6942a drm/i915: Undiplicate VLV signal level code
aba3885 drm/i915: Unduplicate CHV encoders' post pll disable code
23ef09b drm/i915: Unduplicate CHV pre-encoder enabling phy logic
6975948 drm/i915: Unduplicate CHV phy-releated pre pll enabling code
4d58ae4 drm/i915: Unduplicate chv_data_lane_soft_reset()
949f27e drm/i915: Unduplicate CHV signal level code
0c6824e drm/i915: Set crtc_state->lane_count for HDMI



More information about the Intel-gfx-trybot mailing list