✓ Fi.CI.BAT: success for series starting with [01/26] drm/i915: Mark CPU cache as dirty on every transition for CPU writes
Patchwork
patchwork at emeril.freedesktop.org
Sat Apr 22 10:26:50 UTC 2017
== Series Details ==
Series: series starting with [01/26] drm/i915: Mark CPU cache as dirty on every transition for CPU writes
URL : https://patchwork.freedesktop.org/series/23372/
State : success
== Summary ==
Series 23372v1 Series without cover letter
https://patchwork.freedesktop.org/api/1.0/series/23372/revisions/1/mbox/
Test gem_exec_fence:
Subgroup await-hang-default:
pass -> INCOMPLETE (fi-ilk-650) fdo#100144
Test gem_exec_flush:
Subgroup basic-batch-kernel-default-uc:
fail -> PASS (fi-snb-2600) fdo#100007
fdo#100144 https://bugs.freedesktop.org/show_bug.cgi?id=100144
fdo#100007 https://bugs.freedesktop.org/show_bug.cgi?id=100007
fi-bdw-5557u total:278 pass:267 dwarn:0 dfail:0 fail:0 skip:11 time:428s
fi-bdw-gvtdvm total:278 pass:256 dwarn:8 dfail:0 fail:0 skip:14 time:430s
fi-bsw-n3050 total:278 pass:242 dwarn:0 dfail:0 fail:0 skip:36 time:567s
fi-bxt-j4205 total:278 pass:259 dwarn:0 dfail:0 fail:0 skip:19 time:502s
fi-bxt-t5700 total:278 pass:258 dwarn:0 dfail:0 fail:0 skip:20 time:565s
fi-byt-j1900 total:278 pass:254 dwarn:0 dfail:0 fail:0 skip:24 time:480s
fi-byt-n2820 total:278 pass:250 dwarn:0 dfail:0 fail:0 skip:28 time:476s
fi-hsw-4770 total:278 pass:262 dwarn:0 dfail:0 fail:0 skip:16 time:410s
fi-hsw-4770r total:278 pass:262 dwarn:0 dfail:0 fail:0 skip:16 time:412s
fi-ilk-650 total:48 pass:27 dwarn:0 dfail:0 fail:0 skip:20
fi-ivb-3520m total:278 pass:260 dwarn:0 dfail:0 fail:0 skip:18 time:483s
fi-ivb-3770 total:278 pass:260 dwarn:0 dfail:0 fail:0 skip:18 time:477s
fi-kbl-7500u total:278 pass:260 dwarn:0 dfail:0 fail:0 skip:18 time:451s
fi-kbl-7560u total:278 pass:267 dwarn:1 dfail:0 fail:0 skip:10 time:564s
fi-skl-6260u total:278 pass:268 dwarn:0 dfail:0 fail:0 skip:10 time:449s
fi-skl-6700hq total:278 pass:261 dwarn:0 dfail:0 fail:0 skip:17 time:569s
fi-skl-6700k total:278 pass:256 dwarn:4 dfail:0 fail:0 skip:18 time:459s
fi-skl-6770hq total:278 pass:268 dwarn:0 dfail:0 fail:0 skip:10 time:490s
fi-skl-gvtdvm total:278 pass:265 dwarn:0 dfail:0 fail:0 skip:13 time:430s
fi-snb-2520m total:278 pass:250 dwarn:0 dfail:0 fail:0 skip:28 time:534s
fi-snb-2600 total:278 pass:249 dwarn:0 dfail:0 fail:0 skip:29 time:402s
bc781a3cf9a80e4c5ed0d47fd0c67923bcfcdf2c drm-tip: 2017y-04m-22d-08h-49m-55s UTC integration manifest
4af5a84 drm/i915/scheduler: Support user-defined priorities
037d771 drm/i915: Async GPU relocation processing
c67ab22 drm/i915: Allow execbuffer to use the first object as the batch
790271d drm/i915: Wait upon userptr get-user-pages within execbuffer
16da634 drm/i915: First try the previous execbuffer location
6578963 drm/i915: Eliminate lots of iterations over the execobjects array
ca91752 drm/i915: Pass vma to relocate entry
da35b8a drm/i915: Store a direct lookup from object handle to vma
7c7c930 drm/i915: Split vma exec_link/evict_link
07df4bb drm/i915: Use vma->exec_entry as our double-entry placeholder
b2c4fe2 drm/i915: Amalgamate execbuffer parameter structures
47d4e10 drm/i915: Reinstate reservation_object zapping for batch_pool objects
ce626be drm/i915: Split execlist priority queue into rbtree + linked list
4332be1 drm/i915: Don't mark an execlists context-switch when idle
7b2bd19 drm/i915/execlists: Pack the count into the low bits of the port.request
e993e02 drm/i915: Switch the global i915.semaphores check to a local predicate
e87ecfd drm/i915: Do not record a successful syncpoint for a dma-await
1b52b5d drm/i915: Rename intel_timeline.sync_seqno[] to .global_sync[]
8a931b7 drm/i915: Squash repeated awaits on the same fence
8e9a9a1 drm/i915: Redefine ptr_pack_bits() and friends
cb8c036 drm/i915: Make ptr_unpack_bits() more function-like
31bc2d8 drm/i915: Lift timeline ordering to await_dma_fence
74a2240 drm/i915: Unwrap top level fence-array
0d6453b drm/i915: Mark up clflushes as belonging to an unordered timeline
0b14c82 drm/i915: Store i915_gem_object_is_coherent() as a bit next to cache-dirty
ce90cd6 drm/i915: Mark CPU cache as dirty on every transition for CPU writes
== Logs ==
For more details see: https://intel-gfx-ci.01.org/CI/Trybot_753/
More information about the Intel-gfx-trybot
mailing list