✓ Fi.CI.BAT: success for series starting with [01/30] drm/i915: Mark CPU cache as dirty on every transition for CPU writes
Patchwork
patchwork at emeril.freedesktop.org
Fri Apr 28 20:45:18 UTC 2017
== Series Details ==
Series: series starting with [01/30] drm/i915: Mark CPU cache as dirty on every transition for CPU writes
URL : https://patchwork.freedesktop.org/series/23719/
State : success
== Summary ==
Series 23719v1 Series without cover letter
https://patchwork.freedesktop.org/api/1.0/series/23719/revisions/1/mbox/
Test kms_flip:
Subgroup basic-flip-vs-modeset:
pass -> DMESG-WARN (fi-byt-j1900) fdo#100652
fdo#100652 https://bugs.freedesktop.org/show_bug.cgi?id=100652
fi-bdw-5557u total:278 pass:267 dwarn:0 dfail:0 fail:0 skip:11 time:422s
fi-bdw-gvtdvm total:278 pass:256 dwarn:8 dfail:0 fail:0 skip:14 time:428s
fi-bsw-n3050 total:278 pass:242 dwarn:0 dfail:0 fail:0 skip:36 time:571s
fi-bxt-j4205 total:278 pass:259 dwarn:0 dfail:0 fail:0 skip:19 time:510s
fi-bxt-t5700 total:278 pass:258 dwarn:0 dfail:0 fail:0 skip:20 time:552s
fi-byt-j1900 total:278 pass:253 dwarn:1 dfail:0 fail:0 skip:24 time:487s
fi-byt-n2820 total:278 pass:250 dwarn:0 dfail:0 fail:0 skip:28 time:481s
fi-hsw-4770 total:278 pass:262 dwarn:0 dfail:0 fail:0 skip:16 time:419s
fi-hsw-4770r total:278 pass:262 dwarn:0 dfail:0 fail:0 skip:16 time:405s
fi-ilk-650 total:278 pass:228 dwarn:0 dfail:0 fail:0 skip:50 time:417s
fi-ivb-3520m total:278 pass:260 dwarn:0 dfail:0 fail:0 skip:18 time:481s
fi-ivb-3770 total:278 pass:260 dwarn:0 dfail:0 fail:0 skip:18 time:467s
fi-kbl-7500u total:278 pass:260 dwarn:0 dfail:0 fail:0 skip:18 time:451s
fi-kbl-7560u total:278 pass:268 dwarn:0 dfail:0 fail:0 skip:10 time:564s
fi-skl-6260u total:278 pass:268 dwarn:0 dfail:0 fail:0 skip:10 time:450s
fi-skl-6700hq total:278 pass:261 dwarn:0 dfail:0 fail:0 skip:17 time:562s
fi-skl-6700k total:278 pass:256 dwarn:4 dfail:0 fail:0 skip:18 time:455s
fi-skl-6770hq total:278 pass:268 dwarn:0 dfail:0 fail:0 skip:10 time:496s
fi-skl-gvtdvm total:278 pass:265 dwarn:0 dfail:0 fail:0 skip:13 time:428s
fi-snb-2520m total:278 pass:250 dwarn:0 dfail:0 fail:0 skip:28 time:533s
fi-snb-2600 total:278 pass:249 dwarn:0 dfail:0 fail:0 skip:29 time:407s
1d490e4b6d5324cfbf8dc800cf4a99471252802c drm-tip: 2017y-04m-28d-14h-14m-47s UTC integration manifest
178dbe1 drm/i915/scheduler: Support user-defined priorities
ce7f290 drm/i915: Async GPU relocation processing
e9ad3de drm/i915: Allow execbuffer to use the first object as the batch
195f9c1 drm/i915: Wait upon userptr get-user-pages within execbuffer
6881200 drm/i915: First try the previous execbuffer location
29e74a7 drm/i915: Eliminate lots of iterations over the execobjects array
c7d4e2f drm/i915: Pass vma to relocate entry
e4133d5 drm/i915: Store a direct lookup from object handle to vma
9b7ec2b drm/i915: Split vma exec_link/evict_link
2f5b793 drm/i915: Use vma->exec_entry as our double-entry placeholder
1c367c7 drm/i915: Amalgamate execbuffer parameter structures
8b0ba5a drm/i915: Reinstate reservation_object zapping for batch_pool objects
e75b763 drm/i915: Split execlist priority queue into rbtree + linked list
7f132a2 drm/i915: Use a define for the default priority [0]
cf2e8b7 drm/i915: Don't mark an execlists context-switch when idle
0d5ca5c drm/i915/execlists: Pack the count into the low bits of the port.request
fd74f8c drm/i915: Redefine ptr_pack_bits() and friends
4b3737f drm/i915: Make ptr_unpack_bits() more function-like
5a9a8cd drm/i915: Switch the global i915.semaphores check to a local predicate
5fe062d drm/i915: Do not record a successful syncpoint for a dma-await
f246b8a drm/i915: Rename intel_timeline.sync_seqno[] to .global_sync[]
7cfc266 drm/i915: Squash repeated awaits on the same fence
b3bf6c1 drm/i915: Lift timeline ordering to await_dma_fence
33a6329 drm/i915: Unwrap top level fence-array
66dc0ac drm/i915: Mark up clflushes as belonging to an unordered timeline
3b1093a drm/i915: Micro-optimise hotpath through intel_ring_begin()
ebb333f drm/i915: Report the ring->space from intel_ring_update_space()
0bfa726 drm/i915: Avoid the branch in computing intel_ring_space()
82327a7 drm/i915: Store i915_gem_object_is_coherent() as a bit next to cache-dirty
6e9eaf0 drm/i915: Mark CPU cache as dirty on every transition for CPU writes
== Logs ==
For more details see: https://intel-gfx-ci.01.org/CI/Trybot_790/
More information about the Intel-gfx-trybot
mailing list