[PATCH 33/59] no-write-flush

Chris Wilson chris at chris-wilson.co.uk
Fri Jan 19 13:32:59 UTC 2018


---
 drivers/gpu/drm/i915/intel_ringbuffer.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/drivers/gpu/drm/i915/intel_ringbuffer.c b/drivers/gpu/drm/i915/intel_ringbuffer.c
index cc46063a677a..4dd0f12dbb12 100644
--- a/drivers/gpu/drm/i915/intel_ringbuffer.c
+++ b/drivers/gpu/drm/i915/intel_ringbuffer.c
@@ -74,6 +74,8 @@ gen2_render_ring_flush(struct drm_i915_gem_request *req, u32 mode)
 
 	if (mode & EMIT_INVALIDATE)
 		cmd |= MI_READ_FLUSH;
+	if (!(mode & EMIT_FLUSH))
+		cmd |= MI_NO_WRITE_FLUSH;
 
 	cs = intel_ring_begin(req, 2);
 	if (IS_ERR(cs))
@@ -125,6 +127,8 @@ gen4_render_ring_flush(struct drm_i915_gem_request *req, u32 mode)
 		if (IS_G4X(req->i915) || IS_GEN5(req->i915))
 			cmd |= MI_INVALIDATE_ISP;
 	}
+	if (!(mode & EMIT_FLUSH))
+		cmd |= MI_NO_WRITE_FLUSH;
 
 	cs = intel_ring_begin(req, 2);
 	if (IS_ERR(cs))
-- 
2.15.1



More information about the Intel-gfx-trybot mailing list