[PATCH 2/4] tc delay debug

José Roberto de Souza jose.souza at intel.com
Sat Jan 19 02:06:56 UTC 2019


---
 drivers/gpu/drm/i915/intel_ddi.c     | 8 ++++++--
 drivers/gpu/drm/i915/intel_hotplug.c | 3 +++
 2 files changed, 9 insertions(+), 2 deletions(-)

diff --git a/drivers/gpu/drm/i915/intel_ddi.c b/drivers/gpu/drm/i915/intel_ddi.c
index 55c56b20e474..92724380a977 100644
--- a/drivers/gpu/drm/i915/intel_ddi.c
+++ b/drivers/gpu/drm/i915/intel_ddi.c
@@ -3884,8 +3884,10 @@ static void intel_ddi_encoder_reset(struct drm_encoder *drm_encoder)
 	struct intel_digital_port *dig_port = enc_to_dig_port(drm_encoder);
 	struct drm_i915_private *i915 = to_i915(drm_encoder->dev);
 
-	if (intel_port_is_tc(i915, dig_port->base.port))
+	if (intel_port_is_tc(i915, dig_port->base.port)) {
+		DRM_DEBUG_KMS("intel_ddi_encoder_destroy()\n");
 		intel_digital_port_connected(&dig_port->base);
+	}
 
 	intel_dp_encoder_reset(drm_encoder);
 }
@@ -3901,8 +3903,10 @@ static void intel_ddi_encoder_destroy(struct drm_encoder *encoder)
 		icl_tc_phy_disconnect(i915, dig_port);
 
 		/* tc_wa_work is only initialized for TC with DP ports */
-		if (IS_ICELAKE(i915) && dig_port->hpd_pulse)
+		if (IS_ICELAKE(i915) && dig_port->hpd_pulse) {
+			DRM_DEBUG_KMS("intel_ddi_encoder_destroy() calling cancel_delayed_work_sync(&dig_port->tc_wa_work);\n");
 			cancel_delayed_work_sync(&dig_port->tc_wa_work);
+		}
 	}
 
 	drm_encoder_cleanup(encoder);
diff --git a/drivers/gpu/drm/i915/intel_hotplug.c b/drivers/gpu/drm/i915/intel_hotplug.c
index 4d9bdce0804c..fbb5ec53e3fb 100644
--- a/drivers/gpu/drm/i915/intel_hotplug.c
+++ b/drivers/gpu/drm/i915/intel_hotplug.c
@@ -355,6 +355,9 @@ static bool intel_hotplug_tc_wa_test(struct intel_digital_port *dig_port)
 	u8 buffer;
 
 	dig_port->tc_wa_count++;
+	DRM_DEBUG_KMS("tc_wa_count=%u is_mst=%u active_mst_links=%i\n",
+		      dig_port->tc_wa_count, intel_dp->is_mst,
+		      intel_dp->active_mst_links);
 
 	/* TODO: handle MST ports? */
 	if (drm_dp_dpcd_read(&intel_dp->aux, DP_DPCD_REV, &buffer, 1) != 1)
-- 
2.20.1



More information about the Intel-gfx-trybot mailing list