[PATCH 2/6] drm/i915: Fix WaProgramMgsrForL3BankSpecificMmioReads
Tvrtko Ursulin
tvrtko.ursulin at linux.intel.com
Fri Jul 12 06:32:58 UTC 2019
From: Tvrtko Ursulin <tvrtko.ursulin at intel.com>
Two issues in this code:
1.
fls() usage is incorrect causing off by one in subslice mask lookup,
which in other words means subslice mask of all zeroes is always used
(subslice mask of a slice which is not present, or even out of bounds
array access), rendering the checks in wa_init_mcr either futile or
random.
2.
Condition in WARN_ON is not correct. It is doing a bitwise and operation
between a positive (present subslices) and negative mask (disabled L3
banks).
This means that with corrected fls() usage the assert would always
incorrectly fail.
We can fix this by inverting the fuse bits in the check.
v2:
* Simplify check for logic and redability.
* Improve commentary explaining what is really happening ie. what the
assert is really trying to check and why.
v3:
* Use/add symbolic names for constants. (Stuart)
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin at intel.com>
Fixes: fe864b76c2ab ("drm/i915: Implement WaProgramMgsrForL3BankSpecificMmioReads")
Reviewed-by: Chris Wilson <chris at chris-wilson.co.uk> # v1
Cc: Michał Winiarski <michal.winiarski at intel.com>
Cc: Stuart Summers <stuart.summers at intel.com>
---
drivers/gpu/drm/i915/gt/intel_workarounds.c | 85 +++++++++++----------
drivers/gpu/drm/i915/i915_reg.h | 8 +-
2 files changed, 50 insertions(+), 43 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index 9e069286d3ce..74734027da0a 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -761,7 +761,27 @@ static void
wa_init_mcr(struct drm_i915_private *i915, struct i915_wa_list *wal)
{
const struct sseu_dev_info *sseu = &RUNTIME_INFO(i915)->sseu;
- u32 mcr_slice_subslice_mask;
+ u32 mcr_mask, mcr;
+
+ /*
+ * WaProgramMgsrForCorrectSliceSpecificMmioReads:cnl,icl
+ * Before any MMIO read into slice/subslice specific registers, MCR
+ * packet control register needs to be programmed to point to any
+ * enabled s/ss pair. Otherwise, incorrect values will be returned.
+ * This means each subsequent MMIO read will be forwarded to an
+ * specific s/ss combination, but this is OK since these registers
+ * are consistent across s/ss in almost all cases. In the rare
+ * occasions, such as INSTDONE, where this value is dependent
+ * on s/ss combo, the read should be done with read_subslice_reg.
+ */
+ mcr = intel_calculate_mcr_s_ss_select(i915);
+
+ if (INTEL_GEN(i915) >= 11)
+ mcr_mask = GEN11_MCR_SLICE_MASK | GEN11_MCR_SUBSLICE_MASK;
+ else
+ mcr_mask = GEN8_MCR_SLICE_MASK | GEN8_MCR_SUBSLICE_MASK;
+
+ wa_write_masked_or(wal, GEN8_MCR_SELECTOR, mcr_mask, mcr);
/*
* WaProgramMgsrForL3BankSpecificMmioReads: cnl,icl
@@ -776,49 +796,32 @@ wa_init_mcr(struct drm_i915_private *i915, struct i915_wa_list *wal)
* something more complex that requires checking the range of every
* MMIO read).
*/
- if (INTEL_GEN(i915) >= 10 &&
- is_power_of_2(sseu->slice_mask)) {
+ if (INTEL_GEN(i915) >= 10 && is_power_of_2(sseu->slice_mask)) {
/*
- * read FUSE3 for enabled L3 Bank IDs, if L3 Bank matches
- * enabled subslice, no need to redirect MCR packet
+ * GEN8_MCR_SELECTOR contains dual-purpose bits which select
+ * both to which subslice, or to which L3 bank, the respective
+ * mmio reads will go.
+ * Since we have selected one enabled subslice in
+ * WaProgramMgsrForCorrectSliceSpecificMmioReads, we now
+ * need to check if the L3 bank of the equal "instance" is also
+ * enabled.
+ * If that is not the case we could try to find a number which
+ * works for both, or going even further, implement a dynamic
+ * scheme where we switch at before every affected mmio read.
+ * Fortunately neither seems to be needed at the moment for
+ * current parts and current driver behaviour.
*/
- u32 slice = fls(sseu->slice_mask);
- u32 fuse3 =
- intel_uncore_read(&i915->uncore, GEN10_MIRROR_FUSE3);
- u8 ss_mask = sseu->subslice_mask[slice];
-
- u8 enabled_mask = (ss_mask | ss_mask >>
- GEN10_L3BANK_PAIR_COUNT) & GEN10_L3BANK_MASK;
- u8 disabled_mask = fuse3 & GEN10_L3BANK_MASK;
-
- /*
- * Production silicon should have matched L3Bank and
- * subslice enabled
- */
- WARN_ON((enabled_mask & disabled_mask) != enabled_mask);
+ unsigned int mcr_ss =
+ BIT((mcr >> GEN11_MCR_SUBSLICE_SHIFT) &
+ __GEN11_MCR_SUBSLICE_MASK);
+ unsigned int l3_fuse =
+ intel_uncore_read(&i915->uncore, GEN10_MIRROR_FUSE3) &
+ GEN10_L3BANK_MASK;
+ unsigned int l3_en = ~(l3_fuse << GEN10_L3BANK_PAIR_COUNT |
+ l3_fuse);
+
+ WARN_ON(!(mcr_ss & l3_en));
}
-
- if (INTEL_GEN(i915) >= 11)
- mcr_slice_subslice_mask = GEN11_MCR_SLICE_MASK |
- GEN11_MCR_SUBSLICE_MASK;
- else
- mcr_slice_subslice_mask = GEN8_MCR_SLICE_MASK |
- GEN8_MCR_SUBSLICE_MASK;
- /*
- * WaProgramMgsrForCorrectSliceSpecificMmioReads:cnl,icl
- * Before any MMIO read into slice/subslice specific registers, MCR
- * packet control register needs to be programmed to point to any
- * enabled s/ss pair. Otherwise, incorrect values will be returned.
- * This means each subsequent MMIO read will be forwarded to an
- * specific s/ss combination, but this is OK since these registers
- * are consistent across s/ss in almost all cases. In the rare
- * occasions, such as INSTDONE, where this value is dependent
- * on s/ss combo, the read should be done with read_subslice_reg.
- */
- wa_write_masked_or(wal,
- GEN8_MCR_SELECTOR,
- mcr_slice_subslice_mask,
- intel_calculate_mcr_s_ss_select(i915));
}
static void
diff --git a/drivers/gpu/drm/i915/i915_reg.h b/drivers/gpu/drm/i915/i915_reg.h
index 3ff659a180e6..a478e48566c3 100644
--- a/drivers/gpu/drm/i915/i915_reg.h
+++ b/drivers/gpu/drm/i915/i915_reg.h
@@ -2567,8 +2567,12 @@ enum i915_power_well_id {
#define GEN8_MCR_SUBSLICE_MASK GEN8_MCR_SUBSLICE(3)
#define GEN11_MCR_SLICE(slice) (((slice) & 0xf) << 27)
#define GEN11_MCR_SLICE_MASK GEN11_MCR_SLICE(0xf)
-#define GEN11_MCR_SUBSLICE(subslice) (((subslice) & 0x7) << 24)
-#define GEN11_MCR_SUBSLICE_MASK GEN11_MCR_SUBSLICE(0x7)
+#define GEN11_MCR_SUBSLICE_SHIFT (24)
+#define __GEN11_MCR_SUBSLICE_MASK (0x7)
+#define GEN11_MCR_SUBSLICE(subslice) \
+ (((subslice) & __GEN11_MCR_SUBSLICE_MASK) << GEN11_MCR_SUBSLICE_SHIFT)
+#define GEN11_MCR_SUBSLICE_MASK \
+ GEN11_MCR_SUBSLICE(__GEN11_MCR_SUBSLICE_MASK)
#define RING_IPEIR(base) _MMIO((base) + 0x64)
#define RING_IPEHR(base) _MMIO((base) + 0x68)
/*
--
2.20.1
More information about the Intel-gfx-trybot
mailing list