✗ Fi.CI.BUILD: failure for series starting with [1/2] drm/i915/tc: Clear DKL_TX_PMD_LANE_SUS before program voltage swing

Patchwork patchwork at emeril.freedesktop.org
Sat Oct 19 00:27:47 UTC 2019


== Series Details ==

Series: series starting with [1/2] drm/i915/tc: Clear DKL_TX_PMD_LANE_SUS before program voltage swing
URL   : https://patchwork.freedesktop.org/series/68242/
State : failure

== Summary ==

Applying: drm/i915/tc: Clear DKL_TX_PMD_LANE_SUS before program voltage swing
Applying: test: drm/i915/dp/tgl: Enable clock gating
Patch failed at 0002 test: drm/i915/dp/tgl: Enable clock gating
When you have resolved this problem, run "git am --continue".
If you prefer to skip this patch, run "git am --skip" instead.
To restore the original branch and stop patching, run "git am --abort".



More information about the Intel-gfx-trybot mailing list