[PATCH 33/45] OPTIONAL: drm/i915: Expose PM QoS control parameters via debugfs.
Chris Wilson
chris at chris-wilson.co.uk
Tue Apr 28 13:23:19 UTC 2020
From: Francisco Jerez <currojerez at riseup.net>
v3: Rename CPU_RESPONSE_FREQUENCY to CPU_SCALING_RESPONSE (Rafael).
Signed-off-by: Francisco Jerez <currojerez at riseup.net>
---
drivers/gpu/drm/i915/i915_debugfs.c | 69 +++++++++++++++++++++++++++++
1 file changed, 69 insertions(+)
diff --git a/drivers/gpu/drm/i915/i915_debugfs.c b/drivers/gpu/drm/i915/i915_debugfs.c
index e3c5ff25c807..d72b81a1bf50 100644
--- a/drivers/gpu/drm/i915/i915_debugfs.c
+++ b/drivers/gpu/drm/i915/i915_debugfs.c
@@ -1257,6 +1257,72 @@ static int i915_llc(struct seq_file *m, void *data)
return 0;
}
+static int
+i915_sf_qos_delay_max_ns_set(void *data, u64 val)
+{
+ struct drm_i915_private *dev_priv = data;
+
+ WRITE_ONCE(dev_priv->gt.sf_qos.delay_max_ns, val);
+ return 0;
+}
+
+static int
+i915_sf_qos_delay_max_ns_get(void *data, u64 *val)
+{
+ struct drm_i915_private *dev_priv = data;
+
+ *val = READ_ONCE(dev_priv->gt.sf_qos.delay_max_ns);
+ return 0;
+}
+
+DEFINE_SIMPLE_ATTRIBUTE(i915_sf_qos_delay_max_ns_fops,
+ i915_sf_qos_delay_max_ns_get,
+ i915_sf_qos_delay_max_ns_set, "%llu\n");
+
+static int
+i915_sf_qos_delay_slope_shift_set(void *data, u64 val)
+{
+ struct drm_i915_private *dev_priv = data;
+
+ WRITE_ONCE(dev_priv->gt.sf_qos.delay_slope_shift, val);
+ return 0;
+}
+
+static int
+i915_sf_qos_delay_slope_shift_get(void *data, u64 *val)
+{
+ struct drm_i915_private *dev_priv = data;
+
+ *val = READ_ONCE(dev_priv->gt.sf_qos.delay_slope_shift);
+ return 0;
+}
+
+DEFINE_SIMPLE_ATTRIBUTE(i915_sf_qos_delay_slope_shift_fops,
+ i915_sf_qos_delay_slope_shift_get,
+ i915_sf_qos_delay_slope_shift_set, "%llu\n");
+
+static int
+i915_sf_qos_target_hz_set(void *data, u64 val)
+{
+ struct drm_i915_private *dev_priv = data;
+
+ WRITE_ONCE(dev_priv->gt.sf_qos.target_hz, val);
+ return 0;
+}
+
+static int
+i915_sf_qos_target_hz_get(void *data, u64 *val)
+{
+ struct drm_i915_private *dev_priv = data;
+
+ *val = READ_ONCE(dev_priv->gt.sf_qos.target_hz);
+ return 0;
+}
+
+DEFINE_SIMPLE_ATTRIBUTE(i915_sf_qos_target_hz_fops,
+ i915_sf_qos_target_hz_get,
+ i915_sf_qos_target_hz_set, "%llu\n");
+
static int i915_runtime_pm_status(struct seq_file *m, void *unused)
{
struct drm_i915_private *dev_priv = node_to_i915(m->private);
@@ -1892,6 +1958,9 @@ static const struct i915_debugfs_files {
{"i915_error_state", &i915_error_state_fops},
{"i915_gpu_info", &i915_gpu_info_fops},
#endif
+ {"i915_sf_qos_delay_max_ns", &i915_sf_qos_delay_max_ns_fops},
+ {"i915_sf_qos_delay_slope_shift", &i915_sf_qos_delay_slope_shift_fops},
+ {"i915_sf_qos_target_hz", &i915_sf_qos_target_hz_fops}
};
void i915_debugfs_register(struct drm_i915_private *dev_priv)
--
2.20.1
More information about the Intel-gfx-trybot
mailing list