[PATCH 0/3] Allow privileged user to map the OA buffer

[Umesh Nerlige Ramappa]

Trybotting. Debugging why CI.IGT is red on most runs.

v2: Remove mmap patch
v3:
- for hsw, wal->count is 0. do not write to the registers.
- try synchronize wa_add with intel_engine_resume
- leave _wa_add unmodified to isolate issues

Signed-off-by: Umesh Nerlige Ramappa <umesh.nerlige.ramappa at intel.com>

Piotr Maciejewski (1):
  drm/i915/perf: Ensure observation logic is not clock gated

Umesh Nerlige Ramappa (2):
  drm/i915/perf: Whitelist OA report trigger registers
  drm/i915/perf: Whitelist OA counter and buffer registers

 drivers/gpu/drm/i915/gt/intel_engine_cs.c     |   7 +-
 drivers/gpu/drm/i915/gt/intel_workarounds.c   | 127 ++++++++++++++++--
 drivers/gpu/drm/i915/gt/intel_workarounds.h   |   9 +-
 .../gpu/drm/i915/gt/intel_workarounds_types.h |   5 +
 drivers/gpu/drm/i915/i915_perf.c              | 101 +++++++++++++-
 drivers/gpu/drm/i915/i915_perf_types.h        |   5 +
 drivers/gpu/drm/i915/i915_reg.h               |  10 ++
 7 files changed, 246 insertions(+), 18 deletions(-)

-- 
2.20.1