[PATCH 3/3] HAX: drm/i915/guc: force fallback for TGL and ADL
Daniele Ceraolo Spurio
daniele.ceraolospurio at intel.com
Tue Jul 19 00:23:27 UTC 2022
Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio at intel.com>
---
drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c | 9 +++++----
1 file changed, 5 insertions(+), 4 deletions(-)
diff --git a/drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c b/drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c
index 56a0d80f88ba..3901028dd11e 100644
--- a/drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c
+++ b/drivers/gpu/drm/i915/gt/uc/intel_uc_fw.c
@@ -54,11 +54,11 @@ void intel_uc_fw_change_status(struct intel_uc_fw *uc_fw,
*/
#define INTEL_GUC_FIRMWARE_DEFS(fw_def, guc_def) \
fw_def(DG2, 0, guc_def(dg2, 70, 1, 2)) \
- fw_def(ALDERLAKE_P, 0, guc_def(adlp, 70, 1, 1)) \
- fw_def(ALDERLAKE_S, 0, guc_def(tgl, 70, 1, 1)) \
+ fw_def(ALDERLAKE_P, 0, guc_def(adlp, 80, 1, 1)) \
+ fw_def(ALDERLAKE_S, 0, guc_def(tgl, 80, 1, 1)) \
fw_def(DG1, 0, guc_def(dg1, 70, 1, 1)) \
fw_def(ROCKETLAKE, 0, guc_def(tgl, 70, 1, 1)) \
- fw_def(TIGERLAKE, 0, guc_def(tgl, 70, 1, 1)) \
+ fw_def(TIGERLAKE, 0, guc_def(tgl, 80, 1, 1)) \
fw_def(JASPERLAKE, 0, guc_def(ehl, 70, 1, 1)) \
fw_def(ELKHARTLAKE, 0, guc_def(ehl, 70, 1, 1)) \
fw_def(ICELAKE, 0, guc_def(icl, 70, 1, 1)) \
@@ -72,7 +72,8 @@ void intel_uc_fw_change_status(struct intel_uc_fw *uc_fw,
#define INTEL_GUC_FIRMWARE_DEFS_FALLBACK(fw_def, guc_def) \
fw_def(ALDERLAKE_P, 0, guc_def(adlp, 69, 0, 3)) \
- fw_def(ALDERLAKE_S, 0, guc_def(tgl, 69, 0, 3))
+ fw_def(ALDERLAKE_S, 0, guc_def(tgl, 69, 0, 3)) \
+ fw_def(TIGERLAKE, 0, guc_def(tgl, 69, 0, 3))
#define INTEL_HUC_FIRMWARE_DEFS(fw_def, huc_def) \
fw_def(ALDERLAKE_P, 0, huc_def(tgl, 7, 9, 3)) \
--
2.25.1
More information about the Intel-gfx-trybot
mailing list