[PATCH 0/2] Panel Replay without full modeset
Jouni Högander
jouni.hogander at intel.com
Tue Nov 26 10:29:44 UTC 2024
This patch set allows changing Panel Replay mode without full
modeset. There are couple of requirements in eDP1.5/DP2.0 spec:
"Enabling of the PR function shall occur prior to link training. To
re-enable the PR function after the PR function is disabled, it is
necessary to repeat link training."
This is achieved by enabling Panel Replay before link training always
if Panel Replay is supported by both sink and source. Panel Replay
enable bit is never clearn on sink side.
"The Source device may enable Selective Update by setting DPCD
001B0h[6] = 1 prior to transmitting a VSC SDP with the PR Active state
indication (DB1[0] = 1). The Source device that enables PR SU with
ALPM shall enable SU Region Early Transport by setting DPCD 001B0h[7]
= 1 prior to transmitting a VSC SDP with DB1[0] = 1."
These are achieved by transiting to Panel Replay Inactive state before
changing Selective Update or Early Transport bits.
Jouni Högander (2):
drm/i915/psr: Configure Panel Replay on sink always when it's
supported
drm/i915/psr: Allow changing Panel Replay mode without full modeset
drivers/gpu/drm/i915/display/intel_ddi.c | 2 +-
drivers/gpu/drm/i915/display/intel_display.c | 14 --------------
drivers/gpu/drm/i915/display/intel_psr.c | 13 +++++--------
3 files changed, 6 insertions(+), 23 deletions(-)
--
2.34.1
More information about the Intel-gfx-trybot
mailing list