<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<title>Project List - Patchwork</title>
<style id="css-table-select" type="text/css">
td { padding: 2pt; }
</style>
</head>
<body>
<b>Patch Details</b>
<table>
<tr><td><b>Series:</b></td><td>series starting with [01/69] drm/i915/gem: Drop false !i915_vma_is_closed assertion</td></tr>
<tr><td><b>URL:</b></td><td><a href="https://patchwork.freedesktop.org/series/84681/">https://patchwork.freedesktop.org/series/84681/</a></td></tr>
<tr><td><b>State:</b></td><td>success</td></tr>
<tr><td><b>Details:</b></td><td><a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7293/index.html">https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7293/index.html</a></td></tr>
</table>
<h1>CI Bug Log - changes from CI_DRM_9462 -> Trybot_7293</h1>
<h2>Summary</h2>
<p><strong>WARNING</strong></p>
<p>Minor unknown changes coming with Trybot_7293 need to be verified<br />
manually.</p>
<p>If you think the reported changes have nothing to do with the changes<br />
introduced in Trybot_7293, please notify your bug team to allow them<br />
to document this new failure mode, which will reduce false positives in CI.</p>
<p>External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7293/index.html</p>
<h2>Possible new issues</h2>
<p>Here are the unknown changes that may have been introduced in Trybot_7293:</p>
<h3>IGT changes</h3>
<h4>Warnings</h4>
<ul>
<li>igt@amdgpu/amd_prime@i915-to-amd:<ul>
<li>fi-gdg-551: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9462/fi-gdg-551/igt@amdgpu/amd_prime@i915-to-amd.html">SKIP</a> (<a href="https://bugs.freedesktop.org/show_bug.cgi?id=109271">fdo#109271</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7293/fi-gdg-551/igt@amdgpu/amd_prime@i915-to-amd.html">FAIL</a></li>
</ul>
</li>
</ul>
<h2>New tests</h2>
<p>New tests have been introduced between CI_DRM_9462 and Trybot_7293:</p>
<h3>New CI tests (1)</h3>
<ul>
<li>boot:<ul>
<li>Statuses : 1 fail(s) 39 pass(s)</li>
<li>Exec time: [0.0] s</li>
</ul>
</li>
</ul>
<h3>New IGT tests (1)</h3>
<ul>
<li>igt@i915_selftest@live@scheduler:<ul>
<li>Statuses : 36 pass(s)</li>
<li>Exec time: [0.59, 9.12] s</li>
</ul>
</li>
</ul>
<h2>Known issues</h2>
<p>Here are the changes found in Trybot_7293 that come from known issues:</p>
<h3>IGT changes</h3>
<h4>Issues hit</h4>
<ul>
<li>
<p>igt@kms_chamelium@dp-crc-fast:</p>
<ul>
<li>fi-icl-u2: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9462/fi-icl-u2/igt@kms_chamelium@dp-crc-fast.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7293/fi-icl-u2/igt@kms_chamelium@dp-crc-fast.html">FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/1161">i915#1161</a> / <a href="https://gitlab.freedesktop.org/drm/intel/issues/262">i915#262</a>)</li>
</ul>
</li>
<li>
<p>igt@prime_vgem@basic-write:</p>
<ul>
<li>fi-tgl-y: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9462/fi-tgl-y/igt@prime_vgem@basic-write.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7293/fi-tgl-y/igt@prime_vgem@basic-write.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/402">i915#402</a>) +1 similar issue</li>
</ul>
</li>
</ul>
<h4>Possible fixes</h4>
<ul>
<li>
<p>igt@gem_flink_basic@bad-flink:</p>
<ul>
<li>fi-tgl-y: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9462/fi-tgl-y/igt@gem_flink_basic@bad-flink.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/402">i915#402</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7293/fi-tgl-y/igt@gem_flink_basic@bad-flink.html">PASS</a> +1 similar issue</li>
</ul>
</li>
<li>
<p>igt@kms_chamelium@dp-crc-fast:</p>
<ul>
<li>fi-kbl-7500u: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9462/fi-kbl-7500u/igt@kms_chamelium@dp-crc-fast.html">FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/1161">i915#1161</a> / <a href="https://gitlab.freedesktop.org/drm/intel/issues/262">i915#262</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7293/fi-kbl-7500u/igt@kms_chamelium@dp-crc-fast.html">PASS</a></li>
</ul>
</li>
</ul>
<h2>Participating hosts (43 -> 40)</h2>
<p>Missing (3): fi-ilk-m540 fi-bdw-samus fi-hsw-4200u </p>
<h2>Build changes</h2>
<ul>
<li>Linux: CI_DRM_9462 -> Trybot_7293</li>
</ul>
<p>CI-20190529: 20190529<br />
CI_DRM_9462: b358df960435469848e291bbebbeb4eca1ff32af @ git://anongit.freedesktop.org/gfx-ci/linux<br />
IGT_5885: d99f644b1868b9c92435b05ebfafa230721cd677 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools<br />
Trybot_7293: 8f087816430a3b41284e8e834344c26e1fd45b3f @ git://anongit.freedesktop.org/gfx-ci/linux</p>
<p>== Linux commits ==</p>
<p>8f087816430a active-32b<br />
637fd59e25b8 active<br />
73b4b4276d90 drm/i915: Move saturated workload detection back to the context<br />
d3b06a744269 drm/i915/gt: Enable ring scheduling for gen6/7<br />
7b0570b06917 drm/i915/gt: Implement ring scheduler for gen6/7<br />
62677a4e9a58 drm/i915/gt: Enable busy-stats for ring-scheduler<br />
6cda9f7a879d drm/i915/gt: Infrastructure for ring scheduling<br />
a2c2709c447d cl-g6<br />
01e04e603e15 drm/i915/gt: Use client timeline address for seqno writes<br />
fe052c69121e drm/i915/gt: Support creation of 'internal' rings<br />
8fd20c8955d5 drm/i915/gt: Couple tasklet scheduling for all CS interrupts<br />
fd5f39e4eed0 Restore "drm/i915: drop engine_pin/unpin_breadcrumbs_irq"<br />
307eab1bdb6d drm/i915/gt: Another tweak for flushing the tasklets<br />
353f4b1f3bed drm/i915: Move tasklet from execlists to sched<br />
fe8aa2859494 drm/i915: Move scheduler queue<br />
e8069e13da83 drm/i915: Move common active lists from engine to i915_scheduler<br />
c657c990198a drm/i915: Extend the priority boosting for the display with a deadline<br />
58cc288c3b66 drm/i915/gt: Specify a deadline for the heartbeat<br />
800a9d021107 drm/i915: Fair low-latency scheduling<br />
b48214543bb1 drm/i915: Fix the iterative dfs for defering requests<br />
bbbd8b003e86 drm/i915: Extract the ability to defer and rerun a request later<br />
beece71c89e2 drm/i915: Extract request suspension from the execlists backend<br />
56c5bf747eca drm/i915: Extract request submission from execlists<br />
2f09614cf983 drm/i915/gt: Remove timeslice suppression<br />
461dd6b0715b drm/i915: Improve DFS for priority inheritance<br />
f90d3cc54744 drm/i915/selftests: Exercise priority inheritance around an engine loop<br />
366d76fd1cff drm/i915/selftests: Measure set-priority duration<br />
0b75a1ea5254 drm/i915: Restructure priority inheritance<br />
01d789fd5f60 drm/i915: Teach the i915_dependency to use a double-lock<br />
235117ddac18 drm/i915/gt: Do not suspend bonded requests if one hangs<br />
b171963f89af drm/i915: Replace engine->schedule() with a known request operation<br />
4054031d6132 drm/i915: Prune empty priolists<br />
ef713af4c78c drm/i915/gt: Defer the kmem_cache_free() until after the HW submit<br />
f3d7bc7c2747 drm/i915: Remove I915_USER_PRIORITY_SHIFT<br />
ae7214914e05 drm/i915: Strip out internal priorities<br />
4fc1b5d5e7da drm/i915/gt: Refactor heartbeat request construction and submission<br />
83567c2e039c drm/i915/gt: Convert stats.active to plain unsigned int<br />
8891568a5212 drm/i915/gt: Extract busy-stats for ring-scheduler<br />
284b2e49bc22 drm/i915/gt: Drop atomic for engine->fw_active tracking<br />
41e37c0e4d73 drm/i915: Reduce test_and_set_bit to set_bit in i915_request_submit()<br />
ea36cc216df7 drm/i915/gem: Reduce ctx->engines_mutex for get_engines()<br />
d4d7a54065e0 drm/i915/gem: Reduce ctx->engine_mutex for reading the clone source<br />
674630b93b5b drm/i915: Drop i915_request.lock requirement for intel_rps_boost()<br />
175976fe8d8f drm/i915: Drop i915_request.lock serialisation around await_start<br />
51eaa0c61103 drm/i915/gem: Optimistically prune dma-resv from the shrinker.<br />
b46a6d132d27 drm/i915/gt: Prefer recycling an idle fence<br />
3dd4829e61f9 drm/i915/gt: Consolidate the CS timestamp clocks<br />
65b9d257894c drm/i915/display: Inject a failure into the initial modeset<br />
df1d6e84feb0 drm/i915/selftests: Confirm RING_TIMESTAMP / CTX_TIMESTAMP share a clock<br />
040c20ddcd6e drm/i915/gt: Use ppHWSP for unshared non-semaphore related timelines<br />
8a3516ada403 drm/i915/selftests: Exercise relative timeline modes<br />
abff9251bec1 drm/i915/gt: Use indices for writing into relative timelines<br />
a89021209f06 drm/i915/gt: Add timeline "mode"<br />
30cd6f1e1c9d drm/i915/gt: Track timeline GGTT offset separately from subpage offset<br />
cd89d8542176 drm/i915/gt: Wrap intel_timeline.has_initial_breadcrumb<br />
ac0bcbcd8032 drm/i915/gt: Track all timelines created using the HWSP<br />
c15a47d8d213 drm/i915: Encode fence specific waitqueue behaviour into the wait.flags<br />
bdfc0e32d4ad drm/i915/gt: Track the overall awake/busy time<br />
23670854da10 drm/i915/gem: Drop free_work for GEM contexts<br />
c3fbf2c060a3 drm/i915/gt: ce->inflight updates are now serialised<br />
cd1d3883a797 drm/i915/gt: Simplify virtual engine handling for execlists_hold()<br />
8c990e5f3e87 drm/i915/gt: Resubmit the virtual engine on schedule-out<br />
dae647ddd284 drm/i915/gt: Shrink the critical section for irq signaling<br />
b5f3b1751be0 drm/i915/gt: Remove virtual breadcrumb before transfer<br />
35d1953bd5a5 drm/i915/gt: Defer schedule_out until after the next dequeue<br />
f58cd69e4007 drm/i915/gt: Decouple inflight virtual engines<br />
dfb42f791c0c drm/i915/gt: Use virtual_engine during execlists_dequeue<br />
3cdd8b220252 drm/i915/gt: Replace direct submit with direct call to tasklet</p>
</body>
</html>