<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<title>Project List - Patchwork</title>
<style id="css-table-select" type="text/css">
td { padding: 2pt; }
</style>
</head>
<body>
<b>Patch Details</b>
<table>
<tr><td><b>Series:</b></td><td>series starting with [01/69] drm/i915: Use cmpxchg64 for 32b compatilibity</td></tr>
<tr><td><b>URL:</b></td><td><a href="https://patchwork.freedesktop.org/series/84870/">https://patchwork.freedesktop.org/series/84870/</a></td></tr>
<tr><td><b>State:</b></td><td>success</td></tr>
<tr><td><b>Details:</b></td><td><a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7313/index.html">https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7313/index.html</a></td></tr>
</table>
<h1>CI Bug Log - changes from CI_DRM_9478 -> Trybot_7313</h1>
<h2>Summary</h2>
<p><strong>SUCCESS</strong></p>
<p>No regressions found.</p>
<p>External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7313/index.html</p>
<h2>New tests</h2>
<p>New tests have been introduced between CI_DRM_9478 and Trybot_7313:</p>
<h3>New IGT tests (1)</h3>
<ul>
<li>igt@i915_selftest@live@scheduler:<ul>
<li>Statuses : 32 pass(s)</li>
<li>Exec time: [0.60, 9.31] s</li>
</ul>
</li>
</ul>
<h2>Known issues</h2>
<p>Here are the changes found in Trybot_7313 that come from known issues:</p>
<h3>IGT changes</h3>
<h4>Issues hit</h4>
<ul>
<li>igt@debugfs_test@read_all_entries:<ul>
<li>fi-tgl-y: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9478/fi-tgl-y/igt@debugfs_test@read_all_entries.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7313/fi-tgl-y/igt@debugfs_test@read_all_entries.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/402">i915#402</a>) +2 similar issues</li>
</ul>
</li>
</ul>
<h4>Possible fixes</h4>
<ul>
<li>igt@fbdev@read:<ul>
<li>fi-tgl-y: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9478/fi-tgl-y/igt@fbdev@read.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/402">i915#402</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7313/fi-tgl-y/igt@fbdev@read.html">PASS</a> +1 similar issue</li>
</ul>
</li>
</ul>
<h2>Participating hosts (42 -> 35)</h2>
<p>Missing (7): fi-bxt-dsi fi-bdw-samus fi-bsw-n3050 fi-hsw-4200u fi-skl-guc fi-blb-e6850 fi-skl-6700k2 </p>
<h2>Build changes</h2>
<ul>
<li>Linux: CI_DRM_9478 -> Trybot_7313</li>
</ul>
<p>CI-20190529: 20190529<br />
CI_DRM_9478: 94cf3a4cc350324f21728c70954c46e535405c87 @ git://anongit.freedesktop.org/gfx-ci/linux<br />
IGT_5890: 0e209dc3cd7561a57ec45be74b8b299eaf391950 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools<br />
Trybot_7313: c829a024ae740bc1c33d0e5e7560c164c231429e @ git://anongit.freedesktop.org/gfx-ci/linux</p>
<p>== Linux commits ==</p>
<p>c829a024ae74 drm/i915/gt: Support virtual engine queues<br />
ea4621c1921f drm/i915/gt: Skip over completed active execlists, again<br />
63ca1f3d7f46 drm/i915: Move saturated workload detection back to the context<br />
2f753e26e39f drm/i915/gt: Enable ring scheduling for gen6/7<br />
dd81aba8d023 drm/i915/gt: Implement ring scheduler for gen6/7<br />
b16e3fc763a8 drm/i915/gt: Enable busy-stats for ring-scheduler<br />
c090cca75c23 drm/i915/gt: Infrastructure for ring scheduling<br />
1871e7a43260 drm/i915/gt: Use client timeline address for seqno writes<br />
29e5851eb518 drm/i915/gt: Support creation of 'internal' rings<br />
f8e8da6a90a0 drm/i915/gt: Couple tasklet scheduling for all CS interrupts<br />
bc13c381becb Restore "drm/i915: drop engine_pin/unpin_breadcrumbs_irq"<br />
81a3d21bf3f4 drm/i915/gt: Another tweak for flushing the tasklets<br />
5ea5635e2dd9 drm/i915: Move tasklet from execlists to sched<br />
4889ac1c34e6 drm/i915: Move scheduler queue<br />
b63df3b93658 drm/i915: Move common active lists from engine to i915_scheduler<br />
3e3350b77cf2 drm/i915: Extend the priority boosting for the display with a deadline<br />
a66b4974fd84 drm/i915/gt: Specify a deadline for the heartbeat<br />
c8527029d652 drm/i915: Fair low-latency scheduling<br />
8f4c5c862ba6 drm/i915: Wrap cmpxchg64 with try_cmpxchg64() helper<br />
cb6b271c2be4 drm/i915: Fix the iterative dfs for defering requests<br />
009495b65a75 drm/i915: Extract the ability to defer and rerun a request later<br />
b9dc083c800c drm/i915: Extract request suspension from the execlists backend<br />
734f71960a25 drm/i915: Extract request submission from execlists<br />
3e0ce3cc575c drm/i915/gt: Remove timeslice suppression<br />
0fdc6a76b858 drm/i915: Improve DFS for priority inheritance<br />
60c2c3b9c26c drm/i915/selftests: Exercise priority inheritance around an engine loop<br />
ed2d6039cfd5 drm/i915/selftests: Measure set-priority duration<br />
1720591a97b3 drm/i915: Restructure priority inheritance<br />
22318832761d drm/i915: Teach the i915_dependency to use a double-lock<br />
20519aa1fee0 drm/i915/gt: Do not suspend bonded requests if one hangs<br />
2c7cdc8b683b drm/i915: Replace engine->schedule() with a known request operation<br />
9cfd59c4858b drm/i915: Prune empty priolists<br />
e53f237ab56b drm/i915/gt: Defer the kmem_cache_free() until after the HW submit<br />
88d6ba493ab5 drm/i915: Remove I915_USER_PRIORITY_SHIFT<br />
71db1f63b901 drm/i915: Strip out internal priorities<br />
a47d524abc5c drm/i915/gt: Refactor heartbeat request construction and submission<br />
31575e9d6bfa drm/i915/gt: Convert stats.active to plain unsigned int<br />
41d3c62dabc3 drm/i915/gt: Extract busy-stats for ring-scheduler<br />
d6713cc4d87d drm/i915/gt: Drop atomic for engine->fw_active tracking<br />
e2a82f8861b9 drm/i915: Reduce test_and_set_bit to set_bit in i915_request_submit()<br />
f86b94725825 drm/i915/gem: Reduce ctx->engines_mutex for get_engines()<br />
07e5027e9b4c drm/i915/gem: Reduce ctx->engine_mutex for reading the clone source<br />
6d78d8daef49 drm/i915: Drop i915_request.lock requirement for intel_rps_boost()<br />
0d5758906971 drm/i915: Drop i915_request.lock serialisation around await_start<br />
bfa4a32370f0 drm/i915/gem: Optimistically prune dma-resv from the shrinker.<br />
00b9f0d44e6b drm/i915/gt: Prefer recycling an idle fence<br />
be7ff976eb29 drm/i915/gt: Consolidate the CS timestamp clocks<br />
df34782dc939 drm/i915/selftests: Confirm RING_TIMESTAMP / CTX_TIMESTAMP share a clock<br />
1ca3e5a50e93 drm/i915/gt: Use ppHWSP for unshared non-semaphore related timelines<br />
0d4feb01ccad drm/i915/selftests: Exercise relative timeline modes<br />
0db0a049033c drm/i915/gt: Use indices for writing into relative timelines<br />
d93c84b6da1c drm/i915/gt: Add timeline "mode"<br />
562274724e72 drm/i915/gt: Track timeline GGTT offset separately from subpage offset<br />
69bee2be85af drm/i915/gt: Wrap intel_timeline.has_initial_breadcrumb<br />
712d531710cc drm/i915/gt: Track all timelines created using the HWSP<br />
ef99fdcd2a39 drm/i915: Encode fence specific waitqueue behaviour into the wait.flags<br />
7a983e6a479f drm/i915/gt: Track the overall awake/busy time<br />
2a2b96922129 drm/i915/gem: Drop free_work for GEM contexts<br />
5a3de6b7127f drm/i915/gt: ce->inflight updates are now serialised<br />
e0d7581f1dd3 drm/i915/gt: Simplify virtual engine handling for execlists_hold()<br />
944455483cf2 drm/i915/gt: Resubmit the virtual engine on schedule-out<br />
0c26ee6a240b drm/i915/gt: Shrink the critical section for irq signaling<br />
7a9489843845 drm/i915/gt: Remove virtual breadcrumb before transfer<br />
67e3875a5ccd drm/i915/gt: Defer schedule_out until after the next dequeue<br />
fa1685e0bcba drm/i915/gt: Decouple inflight virtual engines<br />
29ace1dfbf06 drm/i915/gt: Use virtual_engine during execlists_dequeue<br />
b853bbec1fd1 drm/i915/gt: Replace direct submit with direct call to tasklet<br />
336e947967e6 drm/i915/uc: Squelch load failure error message<br />
bdaac3b0dbbe drm/i915: Use cmpxchg64 for 32b compatilibity</p>
</body>
</html>