<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>Project List - Patchwork</title>
  <style id="css-table-select" type="text/css">
   td { padding: 2pt; }
  </style>
</head>
<body>


<b>Patch Details</b>
<table>
<tr><td><b>Series:</b></td><td>series starting with [01/70] drm/i915: Use cmpxchg64 for 32b compatilibity</td></tr>
<tr><td><b>URL:</b></td><td><a href="https://patchwork.freedesktop.org/series/85120/">https://patchwork.freedesktop.org/series/85120/</a></td></tr>
<tr><td><b>State:</b></td><td>failure</td></tr>

    <tr><td><b>Details:</b></td><td><a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/index.html">https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/index.html</a></td></tr>

</table>


    <h1>CI Bug Log - changes from CI_DRM_9507 -> Trybot_7351</h1>
<h2>Summary</h2>
<p><strong>FAILURE</strong></p>
<p>Serious unknown changes coming with Trybot_7351 absolutely need to be<br />
  verified manually.</p>
<p>If you think the reported changes have nothing to do with the changes<br />
  introduced in Trybot_7351, please notify your bug team to allow them<br />
  to document this new failure mode, which will reduce false positives in CI.</p>
<p>External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/index.html</p>
<h2>Possible new issues</h2>
<p>Here are the unknown changes that may have been introduced in Trybot_7351:</p>
<h3>IGT changes</h3>
<h4>Possible regressions</h4>
<ul>
<li>
<p>igt@i915_selftest@live@execlists:</p>
<ul>
<li>
<p>fi-tgl-y:           <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-tgl-y/igt@i915_selftest@live@execlists.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-tgl-y/igt@i915_selftest@live@execlists.html">DMESG-WARN</a></p>
</li>
<li>
<p>fi-tgl-u2:          <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-tgl-u2/igt@i915_selftest@live@execlists.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-tgl-u2/igt@i915_selftest@live@execlists.html">DMESG-WARN</a></p>
</li>
</ul>
</li>
<li>
<p>igt@i915_selftest@live@perf:</p>
<ul>
<li>
<p>fi-icl-y:           <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-icl-y/igt@i915_selftest@live@perf.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-icl-y/igt@i915_selftest@live@perf.html">INCOMPLETE</a></p>
</li>
<li>
<p>fi-tgl-y:           <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-tgl-y/igt@i915_selftest@live@perf.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-tgl-y/igt@i915_selftest@live@perf.html">INCOMPLETE</a></p>
</li>
</ul>
</li>
<li>
<p>igt@i915_selftest@live@ring_submission:</p>
<ul>
<li>
<p>fi-icl-u2:          <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-icl-u2/igt@i915_selftest@live@ring_submission.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-icl-u2/igt@i915_selftest@live@ring_submission.html">INCOMPLETE</a></p>
</li>
<li>
<p>fi-tgl-u2:          <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-tgl-u2/igt@i915_selftest@live@ring_submission.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-tgl-u2/igt@i915_selftest@live@ring_submission.html">INCOMPLETE</a></p>
</li>
<li>
<p>fi-cfl-8109u:       <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-cfl-8109u/igt@i915_selftest@live@ring_submission.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-cfl-8109u/igt@i915_selftest@live@ring_submission.html">INCOMPLETE</a></p>
</li>
</ul>
</li>
</ul>
<h4>Suppressed</h4>
<p>The following results come from untrusted machines, tests, or statuses.<br />
  They do not affect the overall result.</p>
<ul>
<li>
<p>igt@i915_selftest@live@execlists:</p>
<ul>
<li>{fi-tgl-dsi}:       <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-tgl-dsi/igt@i915_selftest@live@execlists.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-tgl-dsi/igt@i915_selftest@live@execlists.html">DMESG-WARN</a></li>
</ul>
</li>
<li>
<p>igt@i915_selftest@live@perf:</p>
<ul>
<li>{fi-tgl-dsi}:       <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-tgl-dsi/igt@i915_selftest@live@perf.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-tgl-dsi/igt@i915_selftest@live@perf.html">INCOMPLETE</a></li>
</ul>
</li>
</ul>
<h2>New tests</h2>
<p>New tests have been introduced between CI_DRM_9507 and Trybot_7351:</p>
<h3>New IGT tests (1)</h3>
<ul>
<li>igt@i915_selftest@live@scheduler:<ul>
<li>Statuses : 33 pass(s)</li>
<li>Exec time: [0.58, 9.09] s</li>
</ul>
</li>
</ul>
<h2>Known issues</h2>
<p>Here are the changes found in Trybot_7351 that come from known issues:</p>
<h3>IGT changes</h3>
<h4>Issues hit</h4>
<ul>
<li>
<p>igt@i915_selftest@live@execlists:</p>
<ul>
<li>
<p>fi-cfl-8109u:       <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-cfl-8109u/igt@i915_selftest@live@execlists.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-cfl-8109u/igt@i915_selftest@live@execlists.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/1037">i915#1037</a>)</p>
</li>
<li>
<p>fi-icl-u2:          <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-icl-u2/igt@i915_selftest@live@execlists.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-icl-u2/igt@i915_selftest@live@execlists.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/1037">i915#1037</a>)</p>
</li>
<li>
<p>fi-icl-y:           <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-icl-y/igt@i915_selftest@live@execlists.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-icl-y/igt@i915_selftest@live@execlists.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/1037">i915#1037</a>)</p>
</li>
</ul>
</li>
<li>
<p>igt@prime_self_import@basic-with_two_bos:</p>
<ul>
<li>fi-tgl-y:           <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-tgl-y/igt@prime_self_import@basic-with_two_bos.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-tgl-y/igt@prime_self_import@basic-with_two_bos.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/402">i915#402</a>) +1 similar issue</li>
</ul>
</li>
<li>
<p>igt@runner@aborted:</p>
<ul>
<li>
<p>fi-tgl-y:           NOTRUN -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-tgl-y/igt@runner@aborted.html">FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2045">i915#2045</a>)</p>
</li>
<li>
<p>fi-cfl-8109u:       NOTRUN -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-cfl-8109u/igt@runner@aborted.html">FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2426">i915#2426</a>)</p>
</li>
<li>
<p>fi-icl-u2:          NOTRUN -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-icl-u2/igt@runner@aborted.html">FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/1580">i915#1580</a> / <a href="https://gitlab.freedesktop.org/drm/intel/issues/2426">i915#2426</a> / <a href="https://gitlab.freedesktop.org/drm/intel/issues/2724">i915#2724</a>)</p>
</li>
<li>
<p>fi-bdw-5557u:       NOTRUN -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-bdw-5557u/igt@runner@aborted.html">FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2029">i915#2029</a>)</p>
</li>
<li>
<p>fi-icl-y:           NOTRUN -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-icl-y/igt@runner@aborted.html">FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/1580">i915#1580</a> / <a href="https://gitlab.freedesktop.org/drm/intel/issues/2724">i915#2724</a>)</p>
</li>
<li>
<p>fi-tgl-u2:          NOTRUN -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-tgl-u2/igt@runner@aborted.html">FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2045">i915#2045</a>)</p>
</li>
</ul>
</li>
</ul>
<h4>Possible fixes</h4>
<ul>
<li>
<p>igt@i915_module_load@reload:</p>
<ul>
<li>fi-kbl-7500u:       <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-kbl-7500u/igt@i915_module_load@reload.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2605">i915#2605</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-kbl-7500u/igt@i915_module_load@reload.html">PASS</a></li>
</ul>
</li>
<li>
<p>igt@i915_selftest@live@execlists:</p>
<ul>
<li>fi-apl-guc:         <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-apl-guc/igt@i915_selftest@live@execlists.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/1037">i915#1037</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-apl-guc/igt@i915_selftest@live@execlists.html">PASS</a></li>
</ul>
</li>
<li>
<p>igt@i915_selftest@live@ring_submission:</p>
<ul>
<li>fi-apl-guc:         <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-apl-guc/igt@i915_selftest@live@ring_submission.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/203">i915#203</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-apl-guc/igt@i915_selftest@live@ring_submission.html">PASS</a> +11 similar issues</li>
</ul>
</li>
<li>
<p>igt@prime_self_import@basic-with_one_bo_two_files:</p>
<ul>
<li>fi-tgl-y:           <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9507/fi-tgl-y/igt@prime_self_import@basic-with_one_bo_two_files.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/402">i915#402</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7351/fi-tgl-y/igt@prime_self_import@basic-with_one_bo_two_files.html">PASS</a> +1 similar issue</li>
</ul>
</li>
</ul>
<p>{name}: This element is suppressed. This means it is ignored when computing<br />
          the status of the difference (SUCCESS, WARNING, or FAILURE).</p>
<h2>Participating hosts (42 -> 37)</h2>
<p>Missing    (5): fi-ilk-m540 fi-bxt-dsi fi-hsw-4200u fi-bsw-cyan fi-bdw-samus </p>
<h2>Build changes</h2>
<ul>
<li>Linux: CI_DRM_9507 -> Trybot_7351</li>
</ul>
<p>CI-20190529: 20190529<br />
  CI_DRM_9507: 8b45cf5105ca18b54f9ae4cedf665a4b5b505630 @ git://anongit.freedesktop.org/gfx-ci/linux<br />
  IGT_5911: 101834d77ec9af97f549e2977d4d1f714c7c3047 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools<br />
  Trybot_7351: ae44da11deb8cb1198329fec6c2bdf9057d001d8 @ git://anongit.freedesktop.org/gfx-ci/linux</p>
<p>== Linux commits ==</p>
<p>ae44da11deb8 rq<br />
a87ebef87820 drm/i915/gt: Enable ring scheduling for gen6/7<br />
24cf3412ac5e drm/i915/gt: Implement ring scheduler for gen6/7<br />
54ca07fb6648 drm/i915/gt: Enable busy-stats for ring-scheduler<br />
0b6f86804d20 drm/i915/gt: Infrastructure for ring scheduling<br />
72c7f890d112 drm/i915/gt: Use client timeline address for seqno writes<br />
bbb4727f0e4a drm/i915/gt: Support creation of 'internal' rings<br />
2002e1f9c928 drm/i915/gt: Couple tasklet scheduling for all CS interrupts<br />
879979cd85ec Restore "drm/i915: drop engine_pin/unpin_breadcrumbs_irq"<br />
4ec17de06910 drm/i915/gt: Use ppHWSP for unshared non-semaphore related timelines<br />
a6899de3e983 drm/i915/selftests: Exercise relative timeline modes<br />
2648c6034ec6 drm/i915/gt: Use indices for writing into relative timelines<br />
9e05955e5558 drm/i915/gt: Add timeline "mode"<br />
3a5cfee66488 drm/i915/gt: Track timeline GGTT offset separately from subpage offset<br />
720f259755b2 drm/i915/gt: Wrap intel_timeline.has_initial_breadcrumb<br />
1a561691e2ac drm/i915/gt: Track all timelines created using the HWSP<br />
9fa87511822e drm/i915/gt: Another tweak for flushing the tasklets<br />
b67e6fd88c3e drm/i915: Bump default timeslicing quantum to 5ms<br />
46da1e98de14 drm/i915: Replace priolist rbtree with a skiplist<br />
c9a2d2a88e89 drm/i915: Move saturated workload detection back to the context<br />
4b3aa3509885 drm/i915/gt: Support virtual engine queues<br />
b54d317d4242 drm/i915/gt: Skip over completed active execlists, again<br />
b79c71a5fbea drm/i915: Move tasklet from execlists to sched<br />
50ae1a6f38e8 drm/i915: Move scheduler queue<br />
608c45c0dc22 drm/i915: Move common active lists from engine to i915_scheduler<br />
61418654c185 drm/i915: Extend the priority boosting for the display with a deadline<br />
e129f5ae90fd drm/i915/gt: Specify a deadline for the heartbeat<br />
2a708eb21859 drm/i915: Fair low-latency scheduling<br />
7ce94061be62 drm/i915: Wrap cmpxchg64 with try_cmpxchg64() helper<br />
b28f9676facb drm/i915: Fix the iterative dfs for defering requests<br />
f483d1e173f6 drm/i915: Extract the ability to defer and rerun a request later<br />
7e7008f4c3ca drm/i915: Extract request suspension from the execlists backend<br />
4222293ad1ad drm/i915: Extract request rewinding from execlists<br />
4dce9ad71757 drm/i915: Extract request submission from execlists<br />
186cfd870962 drm/i915/gt: Remove timeslice suppression<br />
9ed8b606c8ff drm/i915: Improve DFS for priority inheritance<br />
a82b389c4004 drm/i915/selftests: Exercise priority inheritance around an engine loop<br />
b77c4094ea66 drm/i915/selftests: Measure set-priority duration<br />
2ecfc1c4c1ad drm/i915: Restructure priority inheritance<br />
f99333d272cb drm/i915: Teach the i915_dependency to use a double-lock<br />
e339fe8ccac2 drm/i915/gt: Do not suspend bonded requests if one hangs<br />
ce9486de6647 drm/i915: Replace engine->schedule() with a known request operation<br />
567c870b9857 drm/i915: Prune empty priolists<br />
86e9dab5d3b3 drm/i915/gt: Defer the kmem_cache_free() until after the HW submit<br />
88d6462a99f5 drm/i915: Remove I915_USER_PRIORITY_SHIFT<br />
6fc04c5b572b drm/i915: Strip out internal priorities<br />
9886f2bdacf4 drm/i915/gt: Refactor heartbeat request construction and submission<br />
ce3a9c258ba1 drm/i915/gt: Convert stats.active to plain unsigned int<br />
2262e88a9d58 drm/i915/gt: Extract busy-stats for ring-scheduler<br />
50ef9bf1081b drm/i915/gt: Drop atomic for engine->fw_active tracking<br />
483616608b22 drm/i915: Reduce test_and_set_bit to set_bit in i915_request_submit()<br />
4f8844ed65ee drm/i915/gem: Reduce ctx->engines_mutex for get_engines()<br />
7827d776a8bd drm/i915/gem: Reduce ctx->engine_mutex for reading the clone source<br />
28cbcef33467 drm/i915: Drop i915_request.lock requirement for intel_rps_boost()<br />
c35058a4fbeb drm/i915: Drop i915_request.lock serialisation around await_start<br />
63f4b2c98a43 drm/i915/gem: Optimistically prune dma-resv from the shrinker.<br />
ba4f1a2de78e drm/i915/gt: Prefer recycling an idle fence<br />
1e7390e7f601 drm/i915/gt: Consolidate the CS timestamp clocks<br />
6ecdb2e06cd9 drm/i915/selftests: Confirm RING_TIMESTAMP / CTX_TIMESTAMP share a clock<br />
0e0ac76717d7 drm/i915/gt: ce->inflight updates are now serialised<br />
3b472a45c0e9 drm/i915/gt: Simplify virtual engine handling for execlists_hold()<br />
823ff04bf63e drm/i915/gt: Resubmit the virtual engine on schedule-out<br />
bb12a8883d80 drm/i915/gt: Shrink the critical section for irq signaling<br />
ca8d8f31856a drm/i915/gt: Remove virtual breadcrumb before transfer<br />
73d57abb9407 drm/i915/gt: Defer schedule_out until after the next dequeue<br />
0d3c45c2e375 drm/i915/gt: Decouple inflight virtual engines<br />
84cc55d2aecc drm/i915/gt: Use virtual_engine during execlists_dequeue<br />
02eccd8e0e3b drm/i915/gt: Replace direct submit with direct call to tasklet<br />
12487139cf5c drm/i915/uc: Squelch load failure error message<br />
f7ddb6b281ae drm/i915: Use cmpxchg64 for 32b compatilibity</p>

</body>
</html>