<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<title>Project List - Patchwork</title>
<style id="css-table-select" type="text/css">
td { padding: 2pt; }
</style>
</head>
<body>
<b>Patch Details</b>
<table>
<tr><td><b>Series:</b></td><td>series starting with [01/55] drm/i915/gt: Cancel submitted requests upon context reset</td></tr>
<tr><td><b>URL:</b></td><td><a href="https://patchwork.freedesktop.org/series/85247/">https://patchwork.freedesktop.org/series/85247/</a></td></tr>
<tr><td><b>State:</b></td><td>success</td></tr>
<tr><td><b>Details:</b></td><td><a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7368/index.html">https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7368/index.html</a></td></tr>
</table>
<h1>CI Bug Log - changes from CI_DRM_9527 -> Trybot_7368</h1>
<h2>Summary</h2>
<p><strong>SUCCESS</strong></p>
<p>No regressions found.</p>
<p>External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7368/index.html</p>
<h2>New tests</h2>
<p>New tests have been introduced between CI_DRM_9527 and Trybot_7368:</p>
<h3>New IGT tests (1)</h3>
<ul>
<li>igt@i915_selftest@live@scheduler:<ul>
<li>Statuses : 32 pass(s)</li>
<li>Exec time: [0.61, 8.99] s</li>
</ul>
</li>
</ul>
<h2>Known issues</h2>
<p>Here are the changes found in Trybot_7368 that come from known issues:</p>
<h3>IGT changes</h3>
<h4>Issues hit</h4>
<ul>
<li>
<p>igt@prime_self_import@basic-with_two_bos:</p>
<ul>
<li>fi-tgl-y: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9527/fi-tgl-y/igt@prime_self_import@basic-with_two_bos.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7368/fi-tgl-y/igt@prime_self_import@basic-with_two_bos.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/402">i915#402</a>) +1 similar issue</li>
</ul>
</li>
<li>
<p>igt@runner@aborted:</p>
<ul>
<li>fi-bdw-5557u: NOTRUN -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7368/fi-bdw-5557u/igt@runner@aborted.html">FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2029">i915#2029</a>)</li>
</ul>
</li>
</ul>
<h4>Possible fixes</h4>
<ul>
<li>
<p>igt@gem_exec_suspend@basic-s3:</p>
<ul>
<li>fi-tgl-y: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9527/fi-tgl-y/igt@gem_exec_suspend@basic-s3.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2411">i915#2411</a> / <a href="https://gitlab.freedesktop.org/drm/intel/issues/402">i915#402</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7368/fi-tgl-y/igt@gem_exec_suspend@basic-s3.html">PASS</a></li>
</ul>
</li>
<li>
<p>igt@vgem_basic@create:</p>
<ul>
<li>fi-tgl-y: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9527/fi-tgl-y/igt@vgem_basic@create.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/402">i915#402</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7368/fi-tgl-y/igt@vgem_basic@create.html">PASS</a> +2 similar issues</li>
</ul>
</li>
</ul>
<h2>Participating hosts (40 -> 37)</h2>
<p>Missing (3): fi-skl-guc fi-bsw-cyan fi-bdw-samus </p>
<h2>Build changes</h2>
<ul>
<li>Linux: CI_DRM_9527 -> Trybot_7368</li>
</ul>
<p>CI-20190529: 20190529<br />
CI_DRM_9527: 5f4ab60f910567453058c32e806ed10cc72cd8d7 @ git://anongit.freedesktop.org/gfx-ci/linux<br />
IGT_5922: 334f0c326bb2812e7a2764dc63ff83c83b6daf58 @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools<br />
Trybot_7368: 80fbb48619e0ad93be367cf70c95b40c2bb11a9c @ git://anongit.freedesktop.org/gfx-ci/linux</p>
<p>== Linux commits ==</p>
<p>80fbb48619e0 invrange<br />
17cd14ee2472 drm/i915/gt: Limit C-states while waiting for requests<br />
a1f9d2ad4423 drm/i915/gt: Enable ring scheduling for gen6/7<br />
d07e02e0de5a drm/i915/gt: Implement ring scheduler for gen6/7<br />
dddd0fbeeb65 drm/i915/gt: Enable busy-stats for ring-scheduler<br />
6dec702fd80f drm/i915/gt: Infrastructure for ring scheduling<br />
ced8f05b0fb7 drm/i915/gt: Use client timeline address for seqno writes<br />
741db65d2d0d drm/i915/gt: Support creation of 'internal' rings<br />
c2ea9d5aff01 drm/i915/gt: Couple tasklet scheduling for all CS interrupts<br />
3fb6c3f138d1 Restore "drm/i915: drop engine_pin/unpin_breadcrumbs_irq"<br />
1dc1f1dc3647 drm/i915/gt: Use ppHWSP for unshared non-semaphore related timelines<br />
10a0f007955a drm/i915/selftests: Exercise relative timeline modes<br />
a55410f6ba5c drm/i915/gt: Use indices for writing into relative timelines<br />
ddff25778e30 drm/i915/gt: Add timeline "mode"<br />
d804d0433e14 drm/i915/gt: Track timeline GGTT offset separately from subpage offset<br />
a74f4ad2fad8 drm/i915/gt: Wrap intel_timeline.has_initial_breadcrumb<br />
23f537bf8d06 drm/i915: Bump default timeslicing quantum to 5ms<br />
43e7c22d8ae4 drm/i915: Move saturated workload detection back to the context<br />
49f059c88f14 drm/i915/gt: Support virtual engine queues<br />
d673ec8e2531 drm/i915: Extend the priority boosting for the display with a deadline<br />
46552194de7d drm/i915/gt: Specify a deadline for the heartbeat<br />
a2039a39947c drm/i915: Fair low-latency scheduling<br />
d238d1a4750f drm/i915: Wrap cmpxchg64 with try_cmpxchg64() helper<br />
5739fad2c46f drm/i915: Replace priolist rbtree with a skiplist<br />
4baaf4b19bfa drm/i915: Move tasklet from execlists to sched<br />
5933942005c8 drm/i915: Move scheduler queue<br />
2b2a8fe71a05 drm/i915: Move common active lists from engine to i915_scheduler<br />
76142269a147 drm/i915: Fix the iterative dfs for defering requests<br />
c565c2cf5b05 drm/i915: Extract the ability to defer and rerun a request later<br />
aa0a13062771 drm/i915: Extract request suspension from the execlists backend<br />
4e29f623bae2 drm/i915: Extract request rewinding from execlists<br />
d9cb3f37c2c1 drm/i915: Extract request submission from execlists<br />
364867310832 drm/i915: Improve DFS for priority inheritance<br />
b569562670d0 drm/i915/selftests: Exercise priority inheritance around an engine loop<br />
fe8097010c55 drm/i915/selftests: Measure set-priority duration<br />
8b5081f0f686 drm/i915: Restructure priority inheritance<br />
190d7ca0b94c drm/i915: Teach the i915_dependency to use a double-lock<br />
b1b878977d1b drm/i915: Replace engine->schedule() with a known request operation<br />
8a7e2d2b8ec1 drm/i915: Remove I915_USER_PRIORITY_SHIFT<br />
0d5638598e49 drm/i915: Strip out internal priorities<br />
ce9bdc900f3d drm/i915/gt: Skip over completed active execlists, again<br />
9cae4c25cbfe drm/i915/gt: Remove timeslice suppression<br />
e6cac510f38f drm/i915/gt: Do not suspend bonded requests if one hangs<br />
d5b2d89f0052 drm/i915/gt: Convert stats.active to plain unsigned int<br />
54a4eef9ed46 drm/i915/gt: Extract busy-stats for ring-scheduler<br />
e1e0a9ff162e drm/i915/gt: Drop atomic for engine->fw_active tracking<br />
c570476ed040 drm/i915: Reduce test_and_set_bit to set_bit in i915_request_submit()<br />
ed456e59ef59 drm/i915/gem: Reduce ctx->engines_mutex for get_engines()<br />
e727455eb2bc drm/i915/gem: Reduce ctx->engine_mutex for reading the clone source<br />
c3ff59f0f8ea drm/i915: Drop i915_request.lock requirement for intel_rps_boost()<br />
75e4d6a3f13b drm/i915: Drop i915_request.lock serialisation around await_start<br />
7d640d59c0bf drm/i915: Mark up protected uses of 'i915_request_completed'<br />
768c38596d95 drm/i915/gem: Peek at the inflight context<br />
b9a78b1b376c drm/i915/gt: Pull context closure check from request submit to schedule-in<br />
dd6f16b7bf2c drm/i915/gt: Cancel submitted requests upon context reset</p>
</body>
</html>