<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>Project List - Patchwork</title>
  <style id="css-table-select" type="text/css">
   td { padding: 2pt; }
  </style>
</head>
<body>


<b>Patch Details</b>
<table>
<tr><td><b>Series:</b></td><td>series starting with [01/58] drm/i915/gt: Restrict the GT clock override to just Icelake</td></tr>
<tr><td><b>URL:</b></td><td><a href="https://patchwork.freedesktop.org/series/86501/">https://patchwork.freedesktop.org/series/86501/</a></td></tr>
<tr><td><b>State:</b></td><td>success</td></tr>

    <tr><td><b>Details:</b></td><td><a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7521/index.html">https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7521/index.html</a></td></tr>

</table>


    <h1>CI Bug Log - changes from CI_DRM_9707 -> Trybot_7521</h1>
<h2>Summary</h2>
<p><strong>SUCCESS</strong></p>
<p>No regressions found.</p>
<p>External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7521/index.html</p>
<h2>New tests</h2>
<p>New tests have been introduced between CI_DRM_9707 and Trybot_7521:</p>
<h3>New IGT tests (1)</h3>
<ul>
<li>igt@i915_selftest@live@scheduler:<ul>
<li>Statuses : 1 dmesg-fail(s) 32 pass(s)</li>
<li>Exec time: [0.68, 9.26] s</li>
</ul>
</li>
</ul>
<h2>Known issues</h2>
<p>Here are the changes found in Trybot_7521 that come from known issues:</p>
<h3>IGT changes</h3>
<h4>Issues hit</h4>
<ul>
<li>
<p>igt@gem_exec_suspend@basic-s3:</p>
<ul>
<li>fi-tgl-u2:          <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9707/fi-tgl-u2/igt@gem_exec_suspend@basic-s3.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7521/fi-tgl-u2/igt@gem_exec_suspend@basic-s3.html">FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/1888">i915#1888</a>)</li>
</ul>
</li>
<li>
<p>igt@i915_selftest@live@hangcheck:</p>
<ul>
<li>fi-byt-j1900:       <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9707/fi-byt-j1900/igt@i915_selftest@live@hangcheck.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7521/fi-byt-j1900/igt@i915_selftest@live@hangcheck.html">SKIP</a> (<a href="https://bugs.freedesktop.org/show_bug.cgi?id=109271">fdo#109271</a>) +20 similar issues</li>
</ul>
</li>
<li>
<p>{igt@i915_selftest@live@scheduler} (NEW):</p>
<ul>
<li>fi-byt-j1900:       NOTRUN -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7521/fi-byt-j1900/igt@i915_selftest@live@scheduler.html">DMESG-FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2292">i915#2292</a>)</li>
</ul>
</li>
<li>
<p>igt@runner@aborted:</p>
<ul>
<li>fi-byt-j1900:       NOTRUN -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7521/fi-byt-j1900/igt@runner@aborted.html">FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2426">i915#2426</a> / <a href="https://gitlab.freedesktop.org/drm/intel/issues/2505">i915#2505</a>)</li>
</ul>
</li>
<li>
<p>igt@vgem_basic@setversion:</p>
<ul>
<li>fi-tgl-y:           <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9707/fi-tgl-y/igt@vgem_basic@setversion.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7521/fi-tgl-y/igt@vgem_basic@setversion.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/402">i915#402</a>) +2 similar issues</li>
</ul>
</li>
</ul>
<h4>Possible fixes</h4>
<ul>
<li>
<p>igt@i915_selftest@live@gt_heartbeat:</p>
<ul>
<li>{fi-tgl-dsi}:       <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9707/fi-tgl-dsi/igt@i915_selftest@live@gt_heartbeat.html">DMESG-FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2601">i915#2601</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7521/fi-tgl-dsi/igt@i915_selftest@live@gt_heartbeat.html">PASS</a></li>
</ul>
</li>
<li>
<p>igt@prime_self_import@basic-with_one_bo_two_files:</p>
<ul>
<li>fi-tgl-y:           <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_9707/fi-tgl-y/igt@prime_self_import@basic-with_one_bo_two_files.html">DMESG-WARN</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/402">i915#402</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7521/fi-tgl-y/igt@prime_self_import@basic-with_one_bo_two_files.html">PASS</a> +1 similar issue</li>
</ul>
</li>
</ul>
<p>{name}: This element is suppressed. This means it is ignored when computing<br />
          the status of the difference (SUCCESS, WARNING, or FAILURE).</p>
<h2>Participating hosts (44 -> 37)</h2>
<p>Missing    (7): fi-jsl-1 fi-cml-u2 fi-ilk-m540 fi-hsw-4200u fi-bsw-cyan fi-cfl-8109u fi-bdw-samus </p>
<h2>Build changes</h2>
<ul>
<li>Linux: CI_DRM_9707 -> Trybot_7521</li>
</ul>
<p>CI-20190529: 20190529<br />
  CI_DRM_9707: 062ea009eeff972b43c0de7eab0dee9923971257 @ git://anongit.freedesktop.org/gfx-ci/linux<br />
  IGT_5980: e02612921a4e95aef3a368e7468f4337c9dcee7d @ git://anongit.freedesktop.org/xorg/app/intel-gpu-tools<br />
  Trybot_7521: 9793944268ed60c69a87369781c87fddecbd1dd7 @ git://anongit.freedesktop.org/gfx-ci/linux</p>
<p>== Linux commits ==</p>
<p>9793944268ed drm/i915: Support secure dispatch on gen6/gen7<br />
4b60c472e679 drm/i915/gt: Enable ring scheduling for gen5-7<br />
ed25dfacf5f5 drm/i915/gt: Implement ring scheduler for gen4-7<br />
60b7768c608f drm/i915/gt: Infrastructure for ring scheduling<br />
17b74575795b drm/i915/gt: Use client timeline address for seqno writes<br />
6d265aaa82a0 drm/i915/gt: Support creation of 'internal' rings<br />
16cf97f08716 drm/i915/gt: Couple tasklet scheduling for all CS interrupts<br />
08d7a84635ee Restore "drm/i915: drop engine_pin/unpin_breadcrumbs_irq"<br />
144d0a8109a8 drm/i915/gt: Use ppHWSP for unshared non-semaphore related timelines<br />
99fbb5b20b4f drm/i915/selftests: Exercise relative timeline modes<br />
8e08f732cd56 drm/i915/gt: Use indices for writing into relative timelines<br />
8268e74d1766 drm/i915/gt: Add timeline "mode"<br />
8fb418fb292c drm/i915/gt: Track timeline GGTT offset separately from subpage offset<br />
579c00efc81e drm/i915/gt: Wrap intel_timeline.has_initial_breadcrumb<br />
e085be2dded0 drm/i915/gt: Delay taking irqoff for execlists submission<br />
c8f24f19f960 drm/i915: Bump default timeslicing quantum to 5ms<br />
4528a9fd2707 drm/i915: Move saturated workload detection back to the context<br />
50b961214c01 drm/i915/gt: Support virtual engine queues<br />
c31ba321a50e drm/i915: Extend the priority boosting for the display with a deadline<br />
cd063a4ecddf drm/i915/gt: Specify a deadline for the heartbeat<br />
b77028cdbe4e drm/i915: Fair low-latency scheduling<br />
c318d7b48065 drm/i915: Wrap cmpxchg64 with try_cmpxchg64() helper<br />
da80bb2229be drm/i915: Replace priolist rbtree with a skiplist<br />
b13c38fdde1e drm/i915: Move preempt-reset flag to the scheduler<br />
4a0a43c1c38a drm/i915: Move busywaiting control to the scheduler<br />
9518c92cd96b drm/i915: Move needs-breadcrumb flags to scheduler<br />
1b7a27420737 drm/i915/gt: Declare when we enabled timeslicing<br />
bb38f0210315 drm/i915: Move timeslicing flag to scheduler<br />
39775e1c7c3e drm/i915: Move scheduler flags<br />
79c5d8248613 drm/i915: Wrap i915_request_use_semaphores()<br />
cca760d08343 drm/i915: Show execlists queues when dumping state<br />
7a48cc033c1f drm/i915: Move checking this request is executing to the scheduler<br />
79735677eb53 drm/i915: Move finding the current active request to the scheduler<br />
74518b05f694 drm/i915: Move submit_request to i915_sched_engine<br />
3aa39d7a72b7 drm/i915/gt: Only kick the scheduler on timeslice/preemotin changing<br />
0980f2a0cc0f drm/i915: Move tasklet from execlists to sched<br />
aed2ed548c91 drm/i915: Move scheduler queue<br />
281f3aee2384 drm/i915: Move common active lists from engine to i915_scheduler<br />
7f7a8201f16f drm/i915: Wrap access to intel_engine.active<br />
7945e6a6e77e drm/i915: Fix the iterative dfs for defering requests<br />
709f34dda5ed drm/i915: Extract the ability to defer and rerun a request later<br />
07f8e3797e44 drm/i915: Extract request suspension from the execlists<br />
ea61500a0d74 drm/i915: Extract request rewinding from execlists<br />
d3fb33276977 drm/i915: Extract request submission from execlists<br />
e73becbfeea0 drm/i915: Improve DFS for priority inheritance<br />
b3187dad3bc4 drm/i915/selftests: Force a rewind if at first we don't succeed<br />
1412dade09cd drm/i915/selftests: Exercise priority inheritance around an engine loop<br />
1d7ed8b18dea drm/i915/selftests: Measure set-priority duration<br />
b6d3a9d08614 drm/i915: Restructure priority inheritance<br />
44475439cc05 drm/i915: Replace engine->schedule() with a known request operation<br />
83ac0a53ef8f drm/i915/gt: Move submission_method into intel_gt<br />
adf01e637aac drm/i915/gt: Move engine setup out of set_default_submission<br />
196d2c525f95 drm/i915/gt: Always flush the submission queue on checking for idle<br />
ff54410bf574 drm/i915: Take rcu_read_lock for querying fence's driver/timeline names<br />
0adcdb50b5bf drm/i915: Protect against request freeing during cancellation on wedging<br />
61cca176ac27 drm/i915/selftests: Exercise cross-process context isolation<br />
aadb9feef15b drm/i915/selftests: Exercise relative mmio paths to non-privileged registers<br />
2f9f97b99450 drm/i915/gt: Restrict the GT clock override to just Icelake</p>

</body>
</html>