<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<title>Project List - Patchwork</title>
<style id="css-table-select" type="text/css">
td { padding: 2pt; }
</style>
</head>
<body>
<b>Patch Details</b>
<table>
<tr><td><b>Series:</b></td><td>TRYBOT: GuC submission and para`llel submission</td></tr>
<tr><td><b>URL:</b></td><td><a href="https://patchwork.freedesktop.org/series/92985/">https://patchwork.freedesktop.org/series/92985/</a></td></tr>
<tr><td><b>State:</b></td><td>failure</td></tr>
<tr><td><b>Details:</b></td><td><a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7883/index.html">https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7883/index.html</a></td></tr>
</table>
<h1>CI Bug Log - changes from CI_DRM_10385 -> Trybot_7883</h1>
<h2>Summary</h2>
<p><strong>FAILURE</strong></p>
<p>Serious unknown changes coming with Trybot_7883 absolutely need to be<br />
verified manually.</p>
<p>If you think the reported changes have nothing to do with the changes<br />
introduced in Trybot_7883, please notify your bug team to allow them<br />
to document this new failure mode, which will reduce false positives in CI.</p>
<p>External URL: https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7883/index.html</p>
<h2>Possible new issues</h2>
<p>Here are the unknown changes that may have been introduced in Trybot_7883:</p>
<h3>IGT changes</h3>
<h4>Possible regressions</h4>
<ul>
<li>
<p>igt@i915_selftest@live@gt_pm:</p>
<ul>
<li>
<p>fi-tgl-u2: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10385/fi-tgl-u2/igt@i915_selftest@live@gt_pm.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7883/fi-tgl-u2/igt@i915_selftest@live@gt_pm.html">DMESG-FAIL</a></p>
</li>
<li>
<p>fi-tgl-1115g4: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10385/fi-tgl-1115g4/igt@i915_selftest@live@gt_pm.html">PASS</a> -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7883/fi-tgl-1115g4/igt@i915_selftest@live@gt_pm.html">DMESG-FAIL</a></p>
</li>
</ul>
</li>
<li>
<p>{igt@i915_selftest@live@guc_flow_control} (NEW):</p>
<ul>
<li>{fi-tgl-dsi}: NOTRUN -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7883/fi-tgl-dsi/igt@i915_selftest@live@guc_flow_control.html">INCOMPLETE</a></li>
</ul>
</li>
</ul>
<h2>New tests</h2>
<p>New tests have been introduced between CI_DRM_10385 and Trybot_7883:</p>
<h3>New IGT tests (2)</h3>
<ul>
<li>
<p>igt@i915_selftest@live@guc_flow_control:</p>
<ul>
<li>Statuses : 1 incomplete(s) 30 pass(s)</li>
<li>Exec time: [0.0, 40.90] s</li>
</ul>
</li>
<li>
<p>igt@i915_selftest@live@guc_multi_lrc:</p>
<ul>
<li>Statuses : 30 pass(s)</li>
<li>Exec time: [0.39, 4.84] s</li>
</ul>
</li>
</ul>
<h2>Known issues</h2>
<p>Here are the changes found in Trybot_7883 that come from known issues:</p>
<h3>IGT changes</h3>
<h4>Possible fixes</h4>
<ul>
<li>
<p>igt@gem_exec_suspend@basic-s0:</p>
<ul>
<li>fi-tgl-1115g4: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10385/fi-tgl-1115g4/igt@gem_exec_suspend@basic-s0.html">FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/1888">i915#1888</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7883/fi-tgl-1115g4/igt@gem_exec_suspend@basic-s0.html">PASS</a></li>
</ul>
</li>
<li>
<p>igt@gem_huc_copy@huc-copy:</p>
<ul>
<li>
<p>fi-tgl-u2: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10385/fi-tgl-u2/igt@gem_huc_copy@huc-copy.html">SKIP</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2190">i915#2190</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7883/fi-tgl-u2/igt@gem_huc_copy@huc-copy.html">PASS</a></p>
</li>
<li>
<p>fi-tgl-1115g4: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10385/fi-tgl-1115g4/igt@gem_huc_copy@huc-copy.html">SKIP</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2190">i915#2190</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7883/fi-tgl-1115g4/igt@gem_huc_copy@huc-copy.html">PASS</a></p>
</li>
<li>
<p>{fi-tgl-dsi}: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10385/fi-tgl-dsi/igt@gem_huc_copy@huc-copy.html">SKIP</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2190">i915#2190</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7883/fi-tgl-dsi/igt@gem_huc_copy@huc-copy.html">PASS</a></p>
</li>
</ul>
</li>
<li>
<p>igt@i915_selftest@live@gt_lrc:</p>
<ul>
<li>{fi-tgl-dsi}: <a href="https://intel-gfx-ci.01.org/tree/drm-tip/CI_DRM_10385/fi-tgl-dsi/igt@i915_selftest@live@gt_lrc.html">DMESG-FAIL</a> (<a href="https://gitlab.freedesktop.org/drm/intel/issues/2373">i915#2373</a>) -> <a href="https://intel-gfx-ci.01.org/tree/drm-tip/Trybot_7883/fi-tgl-dsi/igt@i915_selftest@live@gt_lrc.html">PASS</a></li>
</ul>
</li>
</ul>
<p>{name}: This element is suppressed. This means it is ignored when computing<br />
the status of the difference (SUCCESS, WARNING, or FAILURE).</p>
<h2>Participating hosts (42 -> 35)</h2>
<p>Missing (7): fi-ilk-m540 fi-hsw-4200u fi-bsw-cyan bat-adls-4 fi-ctg-p8600 bat-adls-3 fi-bdw-samus </p>
<h2>Build changes</h2>
<ul>
<li>IGT: IGT_6149 -> IGTPW_6042</li>
<li>Linux: CI_DRM_10385 -> Trybot_7883</li>
</ul>
<p>CI-20190529: 20190529<br />
CI_DRM_10385: 52984d543f551e0bb1b8792eaa09291ead82666d @ git://anongit.freedesktop.org/gfx-ci/linux<br />
IGTPW_6042: https://intel-gfx-ci.01.org/tree/drm-tip/IGTPW_6042/index.html<br />
IGT_6149: 34ff2cf2bc352dce691593db803389fe0eb2be03 @ https://gitlab.freedesktop.org/drm/igt-gpu-tools.git<br />
Trybot_7883: 05028a457372c069792738ffda23e738e2fd8088 @ git://anongit.freedesktop.org/gfx-ci/linux</p>
<p>== Linux commits ==</p>
<p>05028a457372 drm/i915/execlists: Weak parallel submission support for execlists<br />
f23ef220e9d8 drm/i915: Enable multi-bb execbuf<br />
57238081722e drm/i915/guc: Handle errors in multi-lrc requests<br />
3da66f5d7a24 drm/i915: Hold all parallel requests until last request, properly handle error<br />
d66ac92cc81c drm/i915: Eliminate unnecessary VMA calls for multi-BB submission<br />
b4142608ac5f drm/i915: Multi-batch execbuffer2<br />
89feeeaa1ed4 drm/i915: Force parallel contexts to use copy engine for reloc<br />
11f66e0e5d08 drm/i915: Only track object dependencies on first request<br />
03be62ff5658 drm/i915: Teach execbuf there can be more than one batch in the objects list<br />
1fdcc47d3a99 drm/i915: Allow callers of i915_gem_do_execbuffer to override the batch index<br />
76f592ca5996 drm/i915: Store batch index in struct i915_execbuffer<br />
00a127411394 drm/i915: Return output fence from i915_gem_do_execbuffer<br />
dc94be04372b drm/i915: Move output fence handling to i915_gem_execbuffer2<br />
12db38fc8895 drm/i915: Move input/exec fence handling to i915_gem_execbuffer2<br />
cff2ba339756 drm/i915: Move secure execbuf check to execbuf2<br />
fdcddf85edfc drm/i915/guc: Implement no mid batch preemption for multi-lrc<br />
becf9a51b5c7 drm/i915/guc: Extend GuC flow control selftest for multi-lrc<br />
4710af2156b1 drm/i915/guc: Add basic GuC multi-lrc selftest<br />
c9bcc922e739 drm/i915: Connect UAPI to GuC multi-lrc interface<br />
dd558ac528f5 drm/i915/guc: Update debugfs for GuC multi-lrc<br />
1d388cc6f950 drm/i915/guc: Implement multi-lrc reset<br />
114c47fab7da drm/i915/guc: Insert submit fences between requests in parent-child relationship<br />
92e7157a0bea drm/i915/guc: Implement multi-lrc submission<br />
29bc4347ade4 drm/i915/guc: Add guc_child_context_destroy<br />
71b5a55c7968 drm/i915/guc: Add hang check to GuC submit engine<br />
6ba35a64c07d drm/i915/guc: Assign contexts in parent-child relationship consecutive guc_ids<br />
6cb45b787743 drm/i915/guc: Ensure GuC schedule operations do not operate on child contexts<br />
71342040bf9c drm/i915/guc: Add multi-lrc context registration<br />
130cacca3a60 drm/i915/guc: Implement GuC parent-child context pin / unpin functions<br />
db0b24571b9b drm/i915/guc: Introduce context parent-child relationship<br />
1efc82670d67 drm/i915: Expose logical engine instance to user<br />
17cd93db1d96 drm/i915: Add logical engine mapping<br />
8158bcdb1ea4 drm/i915/guc: Selftest for GuC flow control<br />
91e2e4bebf6f drm/i915/guc: Don't call switch_to_kernel_context with GuC submission<br />
51c29d4f3db2 drm/i915/guc: Take engine PM when a context is pinned with GuC submission<br />
46636c7e2978 drm/i915: Add GT PM unpark worker<br />
83035ea72510 drm/i915/guc: Take GT PM ref when deregistering context<br />
a86200b63441 drm/i915/guc: Non-static lrc descriptor registration buffer<br />
3bbece4deff2 drm/i915/guc: Check return of __xa_store when registering a context<br />
d63306505897 drm/i915/guc: Introduce guc_submit_engine object<br />
95367d3b1944 drm/i915/guc: Don't allow requests not ready to consume all guc_ids<br />
3706066df7a3 drm/i915/guc: Don't return -EAGAIN to user when guc_ids exhausted<br />
777bca473337 drm/i915/guc: Connect the number of guc_ids to debugfs<br />
ed7292697d67 drm/i915/guc: Allow flexible number of context ids<br />
0306e1b8b5eb drm/i915: Enable GuC submission on gen 12 for CI<br />
ce12a198bb35 drm/i915/guc: Unblock GuC submission on Gen11+<br />
3545e9f5f7f6 drm/i915/guc: Implement GuC priority management<br />
3ff664b499ba drm/i915/selftest: Bump selftest timeouts for hangcheck<br />
fe1752563f75 drm/i915/selftest: Fix hangcheck self test for GuC submission<br />
4c88c83b1371 drm/i915/selftest: Increase some timeouts in live_requests<br />
e63a393c8453 drm/i915/selftest: Fix MOCS selftest for GuC submission<br />
9dc5ccb87fb8 drm/i915/selftest: Fix workarounds selftest for GuC submission<br />
59a88ac935f9 drm/i915/selftest: Better error reporting from hangcheck selftest<br />
13776bdcb1a6 drm/i915/guc: Support request cancellation<br />
8bab6e770e80 drm/i915/guc: Implement banned contexts for GuC submission<br />
6c71411ed8b6 drm/i915/guc: Add golden context to GuC ADS<br />
b641bbc25f18 drm/i915/guc: Include scheduling policies in the debugfs state dump<br />
aee062276a15 drm/i915/guc: Connect reset modparam updates to GuC policy flags<br />
d0229de45298 drm/i915/guc: Hook GuC scheduling policies up<br />
d0cf5af410e7 drm/i915/guc: Fix for error capture after full GPU reset with GuC<br />
841bdbdf0437 drm/i915/guc: Capture error state on context reset<br />
996ebc601603 drm/i915/guc: Enable GuC engine reset<br />
6dc8b12fbc4f drm/i915/guc: Don't complain about reset races<br />
963d16cb69a4 drm/i915/guc: Provide mmio list to be saved/restored on engine reset<br />
a66e2d0cbbf2 drm/i915/guc: Enable the timer expired interrupt for GuC<br />
0e77e269aeaf drm/i915/guc: Handle engine reset failure notification<br />
be47d1caecfd drm/i915/guc: Handle context reset notification<br />
568169d71a35 drm/i915/guc: Suspend/resume implementation for new interface<br />
7151942e6606 drm/i915/guc: Add disable interrupts to guc sanitize<br />
aba1044734fe drm/i915: Reset GPU immediately if submission is disabled<br />
12d216a022dd drm/i915/guc: Reset implementation for new GuC interface<br />
08ab524819e0 drm/i915: Move active request tracking to a vfunc<br />
b1fb4d9951e1 drm/i915: Add i915_sched_engine destroy vfunc<br />
f973ba07cff5 drm/i915/guc: Direct all breadcrumbs for a class to single breadcrumbs<br />
b38dba27820a drm/i915/guc: Disable bonding extension with GuC submission<br />
5728cfc77da1 drm/i915: Hold reference to intel_context over life of i915_request<br />
e6304a9b6d87 drm/i915/guc: Make hangcheck work with GuC virtual engines<br />
53df359f7413 drm/i915/guc: GuC virtual engines</p>
</body>
</html>