[Intel-gfx] [PATCH] drm/i915: add FIFO watermark support
Jesse Barnes
jbarnes at virtuousgeek.org
Wed Jun 24 18:28:49 CEST 2009
On Wed, 24 Jun 2009 15:31:43 +0800
Zhenyu Wang <zhenyuw at linux.intel.com> wrote:
> On 2009.06.24 14:00:07 +0800, Shaohua Li wrote:
> > updated patch. But I found inconsistent. In the doc at hand, the
> > value of fsb 400 should be 5, instead of 0, what's wrong?
> >
> >
> > This patch from Shaohua and myself adds FIFO watermark control to
> > the driver. This is needed for both power saving features on new
> > platforms with the so-called "big FIFO" and for controlling FIFO
> > allocation between pipes in multi-head configurations.
> >
> > It's also necessary infrastructure to support things like
> > framebuffer compression and configuration supportability checks
> > (i.e. checking a configuration against available bandwidth).
> >
>
> As we have a new chip support now, so please filter it out of this
> until we know how this might work on it. That's IGDNG.
Oh, it's likely to have hardware support, so we'll need to update the
macro. Thanks.
--
Jesse Barnes, Intel Open Source Technology Center
More information about the Intel-gfx
mailing list