[Intel-gfx] [PATCH] mesa/intel: support tiled textures on pre-965

[Eric Anholt]

On Tue, 2009-09-15 at 11:29 -0700, Jesse Barnes wrote:
> On Sun, 09 Aug 2009 00:15:29 -0700
> Eric Anholt <eric at anholt.net> wrote:
> 
> > On Tue, 2009-07-14 at 13:55 -0700, Jesse Barnes wrote:
> > > This patch adds support for tiled textures on pre-965 chips.  It
> > > uses the new libdrm tiled allocation function and the new fence
> > > register relocation type to specify buffer properties and rendering
> > > requirements.
> > > 
> > > This one currently causes some rendering errors, but is otherwise
> > > stable.  Feedback appreciated.  I also noticed one other place we
> > > might use tiled objects, intel_bufferobj_alloc_buffer(), but didn't
> > > make the conversion here.
> > > 
> > > Signed-off-by: Jesse Barnes <jbarnes at virtuousgeek.org>
> 
> Updated with your feedback.

OK, so I tried the whole set on my 915GM -- 9/18 kernel patch, 9/15
libdrm patch, this mesa patch.  Openarena rendering with tiling enabled
goes completely to crap.  Framerate up from 20.6fps to 21.4fps,
though. :P

In the two tests I did with tiling enabled without this set, though, I
got some oopsees after a bunch of fence allocation failures.  Wonder if
userland is being broken in fence counting?

-- 
Eric Anholt
eric at anholt.net                         eric.anholt at intel.com


-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 198 bytes
Desc: This is a digitally signed message part
URL: <http://lists.freedesktop.org/archives/intel-gfx/attachments/20091006/65c592e5/attachment.sig>