[Intel-gfx] [PATCH 00/13] RFC: pipelined fencing

Daniel Vetter daniel at ffwll.ch
Sun Feb 7 15:09:17 CET 2010


Just a heads-up to potential testers: This patch set is still buggy. Who'd
have thought ... ;) A few liberally sprinkled BUG_ONs point to screwed up
pipelined <-> non-pipelined fence setup synchronization. Which seems to
hang at least my i855 under load.

Yours, Daniel
-- 
Daniel Vetter
Mail: daniel at ffwll.ch
Mobile: +41 (0)79 365 57 48



More information about the Intel-gfx mailing list