[Intel-gfx] [PATCH] drm/i915: Update write_domains on active list after flush.
Adam Lantos
hege at playma.org
Sun Feb 7 15:19:46 CET 2010
On Sun, Feb 7, 2010 at 3:04 PM, Daniel Vetter <daniel at ffwll.ch> wrote:
> On Sun, Feb 07, 2010 at 01:56:51PM +0100, Adam Lantos wrote:
>> On Sun, Feb 7, 2010 at 11:26 AM, Daniel Vetter <daniel at ffwll.ch> wrote:
>> > What's your hw? I suspect either i8xx or i915G(M) cause they are quite
>> > badly fence-reg starved. At least that's the most likely way this code
>> > path gets exercised.
>>
>> Yes, it's a 915GM.
>
> Just to check: Do you also have
>
> [drm:i915_gem_object_pin] *ERROR* Failure to install fence: -28
>
> right before the crash in your dmesg?
>
> I'll rebase the patch against .32-stable so you can test it asap.
Yes, I have lots of "Failure to install fence: -28" and "Failed to pin
buffer" messages.
Thanks,
Adam
More information about the Intel-gfx
mailing list