[Intel-gfx] [PATCH 0/5] enable Xv on Ivybridge

Xiang, Haihao haihao.xiang at intel.com
Wed Jun 22 18:47:42 CEST 2011


Xiang, Haihao (5):
  Xv: separate fragments from M4 macros
  Xv: New shaders for Xv on Ivybridge
  Xv: update SURFACE_STATE & SAMPLER_STATE for Xv on Ivybridge
  Xv: upload new shaders to GEM objects for Xv on Ivybridge
  Xv: set up pipeline for Xv on Ivybridge

 configure.ac                                    |    2 +-
 src/brw_structs.h                               |  124 +++++
 src/i965_reg.h                                  |  132 +++++
 src/i965_video.c                                |  632 +++++++++++++++++++++--
 src/render_program/Makefile.am                  |   38 ++-
 src/render_program/exa_wm_affine.g6i            |   35 ++
 src/render_program/exa_wm_mask_affine.g6a       |    8 +-
 src/render_program/exa_wm_sample_planar.g4i     |   64 +++
 src/render_program/exa_wm_src_affine.g6a        |    8 +-
 src/render_program/exa_wm_src_affine.g7a        |   41 ++
 src/render_program/exa_wm_src_affine.g7b        |    4 +
 src/render_program/exa_wm_src_sample_argb.g4a   |   18 +-
 src/render_program/exa_wm_src_sample_argb.g4i   |   44 ++
 src/render_program/exa_wm_src_sample_argb.g7a   |   38 ++
 src/render_program/exa_wm_src_sample_argb.g7b   |    3 +
 src/render_program/exa_wm_src_sample_planar.g4a |   36 +--
 src/render_program/exa_wm_src_sample_planar.g7a |   38 ++
 src/render_program/exa_wm_src_sample_planar.g7b |    5 +
 src/render_program/exa_wm_write.g6a             |   38 +--
 src/render_program/exa_wm_write.g6i             |   61 +++
 src/render_program/exa_wm_write.g7a             |   41 ++
 src/render_program/exa_wm_write.g7b             |   17 +
 src/render_program/exa_wm_yuv_rgb.g7a           |    1 +
 src/render_program/exa_wm_yuv_rgb.g7b           |   12 +
 24 files changed, 1292 insertions(+), 148 deletions(-)
 create mode 100644 src/render_program/exa_wm_affine.g6i
 create mode 100644 src/render_program/exa_wm_sample_planar.g4i
 create mode 100644 src/render_program/exa_wm_src_affine.g7a
 create mode 100644 src/render_program/exa_wm_src_affine.g7b
 create mode 100644 src/render_program/exa_wm_src_sample_argb.g4i
 create mode 100644 src/render_program/exa_wm_src_sample_argb.g7a
 create mode 100644 src/render_program/exa_wm_src_sample_argb.g7b
 create mode 100644 src/render_program/exa_wm_src_sample_planar.g7a
 create mode 100644 src/render_program/exa_wm_src_sample_planar.g7b
 create mode 100644 src/render_program/exa_wm_write.g6i
 create mode 100644 src/render_program/exa_wm_write.g7a
 create mode 100644 src/render_program/exa_wm_write.g7b
 create mode 120000 src/render_program/exa_wm_yuv_rgb.g7a
 create mode 100644 src/render_program/exa_wm_yuv_rgb.g7b




More information about the Intel-gfx mailing list