[Intel-gfx] [PATCH] drm/i915: Use PIPE_CONTROL for flushing on gen6+.
Jesse Barnes
jbarnes at virtuousgeek.org
Mon Oct 3 23:21:39 CEST 2011
On Mon, 03 Oct 2011 14:14:53 -0700
Keith Packard <keithp at keithp.com> wrote:
> On Mon, 3 Oct 2011 13:00:16 -0700, Jesse Barnes <jbarnes at virtuousgeek.org> wrote:
>
> > This is the only bit I'd like to see changed. While we still have the
> > domain tracking code we may as well try to honor it and limit our
> > flushing here like we do with MI_FLUSH.
>
> I'd like to see this patch put in place, and then any 'optimization'
> added afterwards so we can avoid having to revert this change when it
> breaks.
Sounds good. I guess Ken needs to re-post anyway to add the two extra
bits...
--
Jesse Barnes, Intel Open Source Technology Center
More information about the Intel-gfx
mailing list