[Intel-gfx] Screen corruption regression from 3.0 to 3.1rc4
Eugeni Dodonov
eugeni at dodonov.net
Thu Sep 8 15:43:40 CEST 2011
On Wed, Sep 7, 2011 at 14:16, Philipp Klaus Krause <pkk at spth.de> wrote:
> -----BEGIN PGP SIGNED MESSAGE-----
> Hash: SHA1
>
> Am 06.09.2011 17:53, schrieb Keith Packard:
> > On Tue, 06 Sep 2011 15:11:12 +0200, Philipp Klaus Krause <pkk at spth.de>
> wrote:
> >
> >> Here's the output from git-bisect:
> >>
> >> d74362c9e45689d8d7e3d4bcf6681c4358ef4f2e is the first bad commit
> >> commit d74362c9e45689d8d7e3d4bcf6681c4358ef4f2e
> >> Author: Keith Packard <keithp at keithp.com>
> >> Date: Thu Jul 28 14:47:14 2011 -0700
> >>
> >> drm/i915: Flush other plane register writes
> >>
> >> Writes to the plane control register are buffered in the chip until
> a
> >> write to the DSPADDR (pre-965) or DSPSURF (post-965) register
> >> occurs.
> >
> > Makes me wonder if this is some interaction between page flipping and
> > frame buffer compression. Could you try turning it off with the
> > following kernel command line parameter?
> >
> > i915.i915_enable_fbc=0
> >
>
> The problem goes away with i915.i915_enable_fbc=0. I'll probably use
> that workaround until the issue is fixed.
>
Hi,
just to help me keep track of this, is there a bug on bugzilla about it?
--
Eugeni Dodonov
<http://eugeni.dodonov.net/>
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-gfx/attachments/20110908/8f5c9f73/attachment.html>
More information about the Intel-gfx
mailing list