[Intel-gfx] [PATCH 08/17] drm/i915: rip out pre-DDI stuff from haswell_crtc_mode_set
Paulo Zanoni
przanoni at gmail.com
Tue Nov 27 18:11:53 CET 2012
Hi
2012/11/26 Daniel Vetter <daniel.vetter at ffwll.ch>:
> Especially getting rid of all things lvds is ... great!
>
> v2: Drop the two additional pre-hsw hunks noticed by Paulo Zanoni.
>
> Signed-off-by: Daniel Vetter <daniel.vetter at ffwll.ch>
> ---
> drivers/gpu/drm/i915/intel_display.c | 126 +----------------------------------
> 1 file changed, 1 insertion(+), 125 deletions(-)
>
> diff --git a/drivers/gpu/drm/i915/intel_display.c b/drivers/gpu/drm/i915/intel_display.c
> index 8f6362e..40f63b0 100644
> --- a/drivers/gpu/drm/i915/intel_display.c
> +++ b/drivers/gpu/drm/i915/intel_display.c
> @@ -5341,9 +5341,6 @@ static int ironlake_crtc_mode_set(struct drm_crtc *crtc,
> num_connectors++;
> }
>
> - WARN(!(HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)),
> - "Unexpected PCH type %d\n", INTEL_PCH_TYPE(dev));
> -
> ok = ironlake_compute_clocks(crtc, adjusted_mode, &clock,
> &has_reduced_clock, &reduced_clock);
> if (!ok) {
> @@ -5462,23 +5459,14 @@ static int haswell_crtc_mode_set(struct drm_crtc *crtc,
> int pipe = intel_crtc->pipe;
> int plane = intel_crtc->plane;
> int num_connectors = 0;
> - intel_clock_t clock, reduced_clock;
> - u32 dpll = 0, fp = 0, fp2 = 0;
> - bool ok, has_reduced_clock = false;
> - bool is_lvds = false, is_dp = false, is_cpu_edp = false;
> + bool is_dp = false, is_cpu_edp = false;
> struct intel_encoder *encoder;
> - u32 temp;
> int ret;
> bool dither;
>
> for_each_encoder_on_crtc(dev, crtc, encoder) {
> switch (encoder->type) {
> - case INTEL_OUTPUT_LVDS:
> - is_lvds = true;
> - break;
> case INTEL_OUTPUT_DISPLAYPORT:
> - is_dp = true;
> - break;
Removing these 2 lines is wrong. Since my "normal DP" is not a "pch
edp", we set "is_cpu_edp = true" and then everything breaks.
> case INTEL_OUTPUT_EDP:
> is_dp = true;
> if (!intel_encoder_is_pch_edp(&encoder->base))
> @@ -5509,133 +5497,21 @@ static int haswell_crtc_mode_set(struct drm_crtc *crtc,
> if (!intel_ddi_pll_mode_set(crtc, adjusted_mode->clock))
> return -EINVAL;
>
> - if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) {
> - ok = ironlake_compute_clocks(crtc, adjusted_mode, &clock,
> - &has_reduced_clock,
> - &reduced_clock);
> - if (!ok) {
> - DRM_ERROR("Couldn't find PLL settings for mode!\n");
> - return -EINVAL;
> - }
> - }
> -
> /* Ensure that the cursor is valid for the new mode before changing... */
> intel_crtc_update_cursor(crtc, true);
>
> /* determine panel color depth */
> dither = intel_choose_pipe_bpp_dither(crtc, fb, &intel_crtc->bpp,
> adjusted_mode);
> - if (is_lvds && dev_priv->lvds_dither)
> - dither = true;
>
> DRM_DEBUG_KMS("Mode for pipe %d:\n", pipe);
> drm_mode_debug_printmodeline(mode);
>
> - if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) {
> - fp = clock.n << 16 | clock.m1 << 8 | clock.m2;
> - if (has_reduced_clock)
> - fp2 = reduced_clock.n << 16 | reduced_clock.m1 << 8 |
> - reduced_clock.m2;
> -
> - dpll = ironlake_compute_dpll(intel_crtc, adjusted_mode, &clock,
> - fp);
> -
> - /* CPU eDP is the only output that doesn't need a PCH PLL of its
> - * own on pre-Haswell/LPT generation */
> - if (!is_cpu_edp) {
> - struct intel_pch_pll *pll;
> -
> - pll = intel_get_pch_pll(intel_crtc, dpll, fp);
> - if (pll == NULL) {
> - DRM_DEBUG_DRIVER("failed to find PLL for pipe %d\n",
> - pipe);
> - return -EINVAL;
> - }
> - } else
> - intel_put_pch_pll(intel_crtc);
> -
> - /* The LVDS pin pair needs to be on before the DPLLs are
> - * enabled. This is an exception to the general rule that
> - * mode_set doesn't turn things on.
> - */
> - if (is_lvds) {
> - temp = I915_READ(PCH_LVDS);
> - temp |= LVDS_PORT_EN | LVDS_A0A2_CLKA_POWER_UP;
> - if (HAS_PCH_CPT(dev)) {
> - temp &= ~PORT_TRANS_SEL_MASK;
> - temp |= PORT_TRANS_SEL_CPT(pipe);
> - } else {
> - if (pipe == 1)
> - temp |= LVDS_PIPEB_SELECT;
> - else
> - temp &= ~LVDS_PIPEB_SELECT;
> - }
> -
> - /* set the corresponsding LVDS_BORDER bit */
> - temp |= dev_priv->lvds_border_bits;
> - /* Set the B0-B3 data pairs corresponding to whether
> - * we're going to set the DPLLs for dual-channel mode or
> - * not.
> - */
> - if (clock.p2 == 7)
> - temp |= LVDS_B0B3_POWER_UP | LVDS_CLKB_POWER_UP;
> - else
> - temp &= ~(LVDS_B0B3_POWER_UP |
> - LVDS_CLKB_POWER_UP);
> -
> - /* It would be nice to set 24 vs 18-bit mode
> - * (LVDS_A3_POWER_UP) appropriately here, but we need to
> - * look more thoroughly into how panels behave in the
> - * two modes.
> - */
> - temp &= ~(LVDS_HSYNC_POLARITY | LVDS_VSYNC_POLARITY);
> - if (adjusted_mode->flags & DRM_MODE_FLAG_NHSYNC)
> - temp |= LVDS_HSYNC_POLARITY;
> - if (adjusted_mode->flags & DRM_MODE_FLAG_NVSYNC)
> - temp |= LVDS_VSYNC_POLARITY;
> - I915_WRITE(PCH_LVDS, temp);
> - }
> - }
> -
> if (is_dp && !is_cpu_edp) {
> intel_dp_set_m_n(crtc, mode, adjusted_mode);
> - } else {
> - if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) {
> - /* For non-DP output, clear any trans DP clock recovery
> - * setting.*/
> - I915_WRITE(TRANSDATA_M1(pipe), 0);
> - I915_WRITE(TRANSDATA_N1(pipe), 0);
> - I915_WRITE(TRANSDPLINK_M1(pipe), 0);
> - I915_WRITE(TRANSDPLINK_N1(pipe), 0);
> - }
> }
>
> intel_crtc->lowfreq_avail = false;
> - if (HAS_PCH_IBX(dev) || HAS_PCH_CPT(dev)) {
> - if (intel_crtc->pch_pll) {
> - I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll);
> -
> - /* Wait for the clocks to stabilize. */
> - POSTING_READ(intel_crtc->pch_pll->pll_reg);
> - udelay(150);
> -
> - /* The pixel multiplier can only be updated once the
> - * DPLL is enabled and the clocks are stable.
> - *
> - * So write it again.
> - */
> - I915_WRITE(intel_crtc->pch_pll->pll_reg, dpll);
> - }
> -
> - if (intel_crtc->pch_pll) {
> - if (is_lvds && has_reduced_clock && i915_powersave) {
> - I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp2);
> - intel_crtc->lowfreq_avail = true;
> - } else {
> - I915_WRITE(intel_crtc->pch_pll->fp1_reg, fp);
> - }
> - }
> - }
>
> intel_set_pipe_timings(intel_crtc, mode, adjusted_mode);
>
> --
> 1.7.11.7
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx at lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Paulo Zanoni
More information about the Intel-gfx
mailing list