[Intel-gfx] [PATCH 1/2] drm/i915: don't run hsw power well code on !hsw
Paulo Zanoni
przanoni at gmail.com
Wed Jan 30 19:57:45 CET 2013
Hi
2013/1/30 Daniel Vetter <daniel.vetter at ffwll.ch>:
> Dumps annoying noise into the dmesg:
>
> [drm:intel_set_power_well] *ERROR* Timeout enabling power well
>
> Reported-by: Sedat Dilek <sedat.dilek at gmail.com>
> Cc: Sedat Dilek <sedat.dilek at gmail.com>
> Cc: Paulo Zanoni <paulo.r.zanoni at intel.com>
> Signed-off-by: Daniel Vetter <daniel.vetter at ffwll.ch>
Reviewed-by: Paulo Zanoni <paulo.r.zanoni at intel.com>
> ---
> drivers/gpu/drm/i915/intel_pm.c | 3 +++
> 1 file changed, 3 insertions(+)
>
> diff --git a/drivers/gpu/drm/i915/intel_pm.c b/drivers/gpu/drm/i915/intel_pm.c
> index 64d65f5..703219c 100644
> --- a/drivers/gpu/drm/i915/intel_pm.c
> +++ b/drivers/gpu/drm/i915/intel_pm.c
> @@ -4053,6 +4053,9 @@ void intel_set_power_well(struct drm_device *dev, bool enable)
> bool is_enabled, enable_requested;
> uint32_t tmp;
>
> + if (!IS_HASWELL(dev))
> + return;
> +
> tmp = I915_READ(HSW_PWR_WELL_DRIVER);
> is_enabled = tmp & HSW_PWR_WELL_STATE;
> enable_requested = tmp & HSW_PWR_WELL_ENABLE;
> --
> 1.7.10.4
>
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx at lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx
--
Paulo Zanoni
More information about the Intel-gfx
mailing list