[Intel-gfx] [PATCH 33/35] hack: Don't disable underrun reporting on the first error on ILK/SNB/IVB

ville.syrjala at linux.intel.com ville.syrjala at linux.intel.com
Fri Jul 5 10:57:45 CEST 2013


From: Ville Syrjälä <ville.syrjala at linux.intel.com>

Don't want to lose them in the noise. Just let them happen.
---
 drivers/gpu/drm/i915/i915_irq.c | 10 +++++-----
 1 file changed, 5 insertions(+), 5 deletions(-)

diff --git a/drivers/gpu/drm/i915/i915_irq.c b/drivers/gpu/drm/i915/i915_irq.c
index ee5127f..10554bf 100644
--- a/drivers/gpu/drm/i915/i915_irq.c
+++ b/drivers/gpu/drm/i915/i915_irq.c
@@ -1102,15 +1102,15 @@ static void ivb_err_int_handler(struct drm_device *dev)
 		DRM_ERROR("Poison interrupt\n");
 
 	if (err_int & ERR_INT_FIFO_UNDERRUN_A)
-		if (intel_set_cpu_fifo_underrun_reporting(dev, PIPE_A, false))
+		if (intel_set_cpu_fifo_underrun_reporting(dev, PIPE_A, true))
 			DRM_DEBUG_DRIVER("Pipe A FIFO underrun\n");
 
 	if (err_int & ERR_INT_FIFO_UNDERRUN_B)
-		if (intel_set_cpu_fifo_underrun_reporting(dev, PIPE_B, false))
+		if (intel_set_cpu_fifo_underrun_reporting(dev, PIPE_B, true))
 			DRM_DEBUG_DRIVER("Pipe B FIFO underrun\n");
 
 	if (err_int & ERR_INT_FIFO_UNDERRUN_C)
-		if (intel_set_cpu_fifo_underrun_reporting(dev, PIPE_C, false))
+		if (intel_set_cpu_fifo_underrun_reporting(dev, PIPE_C, true))
 			DRM_DEBUG_DRIVER("Pipe C FIFO underrun\n");
 
 	I915_WRITE(GEN7_ERR_INT, err_int);
@@ -1359,11 +1359,11 @@ static irqreturn_t ironlake_irq_handler(int irq, void *arg)
 		DRM_ERROR("Poison interrupt\n");
 
 	if (de_iir & DE_PIPEA_FIFO_UNDERRUN)
-		if (intel_set_cpu_fifo_underrun_reporting(dev, PIPE_A, false))
+		if (intel_set_cpu_fifo_underrun_reporting(dev, PIPE_A, true))
 			DRM_DEBUG_DRIVER("Pipe A FIFO underrun\n");
 
 	if (de_iir & DE_PIPEB_FIFO_UNDERRUN)
-		if (intel_set_cpu_fifo_underrun_reporting(dev, PIPE_B, false))
+		if (intel_set_cpu_fifo_underrun_reporting(dev, PIPE_B, true))
 			DRM_DEBUG_DRIVER("Pipe B FIFO underrun\n");
 
 	if (de_iir & DE_PLANEA_FLIP_DONE) {
-- 
1.8.1.5




More information about the Intel-gfx mailing list