[Intel-gfx] [PATCH] drm/i915: add support for per-pipe power sequencing on vlv

[Jani Nikula]

On Fri, 06 Sep 2013, Daniel Vetter <daniel at ffwll.ch> wrote:
> On Fri, Sep 06, 2013 at 07:40:05AM +0300, Jani Nikula wrote:
>> VLV has per-pipe PP registers. Set up power sequencing on mode set. The
>> connector init time setup is problematic, since we don't have a pipe at
>> that time. Cook up something.
>> 
>> v2:
>>  - use vlv_power_sequencer_pipe() also in _pp_{ctrl,stat}_reg()
>>  - use PANEL_PORT_SELECT_DPC_VLV (Ville)
>> 
>> v3: make checkpatch happier
>> 
>> Signed-off-by: Jani Nikula <jani.nikula at intel.com>
>> Reviewed-by: Ville Syrjälä <ville.syrjala at linux.intel.com>
>
> Series merged, thanks for patches&review. Although I couldn't resist to
> make this one here completely checkpatch clean, after all you've bothered
> to resend it ;-)

Hah, I didn't bother with the 80-column rule. Nice of you to bring
checkpatch flowers and all... though you cheated with the 'else if'! ;)

Cheers,
Jani.