[Intel-gfx] [PATCH 1/5] drm/i915: don't save/restore LBB on Gen5+

Daniel Vetter daniel at ffwll.ch
Fri Sep 13 11:41:10 CEST 2013


On Thu, Sep 12, 2013 at 08:36:18PM +0300, Ville Syrjälä wrote:
> On Thu, Sep 12, 2013 at 01:58:17PM -0300, Paulo Zanoni wrote:
> > From: Paulo Zanoni <paulo.r.zanoni at intel.com>
> > 
> > Because this PCI config register doesn't exist on Gen5+.
> > 
> > Signed-off-by: Paulo Zanoni <paulo.r.zanoni at intel.com>
> 
> Yep. Can't see it in configdb. Actually it's only listed there for CTG
> and CLN, which I guess makes sense as non-mobile platforms probably
> don't have backlights. For BLB and ELK it's listed as reserved and RO,
> so I guess it doesn't hurt to poke it on them. If I'm wrong we could
> probably slap on an IS_MOBILE() check there too. Older stuff doesn't
> exist in configdb, so that's as far back as I can go.
> 
> Reviewed-by: Ville Syrjälä <ville.syrjala at linux.intel.com>

Queued for -next, thanks for the patch.
-Daniel
-- 
Daniel Vetter
Software Engineer, Intel Corporation
+41 (0) 79 365 57 48 - http://blog.ffwll.ch



More information about the Intel-gfx mailing list