[Intel-gfx] [PATCH 2/5] drm/i915: use wait_event_timeout when waiting for flip completions
Jesse Barnes
jbarnes at virtuousgeek.org
Sat Sep 28 16:58:43 CEST 2013
On Sat, 28 Sep 2013 11:35:11 +0200
Daniel Vetter <daniel at ffwll.ch> wrote:
> On Fri, Sep 27, 2013 at 9:57 PM, Jesse Barnes <jbarnes at virtuousgeek.org> wrote:
> > We're shutting the crtc off and don't want to hang forever.
>
> Reading the source and the test-suite is advisable ;-)
> - We actually don't hang here if the MI_DISPLAY_FLIP doesn't happen.
> - We already recover the display state (not so relevant here where we
> shut it off, but in the set_base path where we have the same problem
> with waiting for flips).
> - We have extensive test coverage for gpu hangs vs. flips in all kinds
> of contrived situations in igt.
>
> That leaves us with the flip not completing in the hw after the
> MI_DISPLAY_FLIP has executed. Usually that just means we miss a
> workaround or have a bug in our code, and again we have extensive
> testcases for this.
>
> Furthermore the hang recover code is ridiculously tricky - just for
> 3.12-fixes I've hunted down 3 deadlocks in there. By bailing out too
> early you have a good chance to confuse the code and actually make
> matters worse ;-)
Sorry replied from my phone earlier.
Maybe you should read my earlier reply to Chris.
It's all very nice to say "it doesn't hang here". However it does hang
waiting in this function on this machine.
It could be that the DPLL CRI clock source fix fixes that, I haven't
re-tested yet.
But this was also not meant for submission, and the earlier reply made
that clear (plus the obvious stuff Chris pointed out), so I don't need
the extra snark in this message.
On top of that, if this code has become so complex and fragile, maybe
it's time to re-think it. Maybe we should drop ring based flips
altogether and just go with MMIO, and forget about all the races and
even pipe off cases, and just emit completions at vblank time or
immediately after the MMIO is written.
--
Jesse Barnes, Intel Open Source Technology Center
More information about the Intel-gfx
mailing list